- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385952 > TWL1110TQFP (Texas Instruments, Inc.) VOICE-BAND AUDIO PROCESSOR VBAPE PDF資料下載
參數(shù)資料
| 型號： | TWL1110TQFP |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | VOICE-BAND AUDIO PROCESSOR VBAPE |
| 中文描述： | 語音頻帶音頻處理器VBAPE |
| 文件頁數(shù)： | 27/37頁 |
| 文件大?。?/td> | 496K |
| 代理商： | TWL1110TQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
TWL1110
VOICE-BAND AUDIO PROCESSOR (VBAP
)
SLWS103 – NOVEMBER 2000
27
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
I
2
C-bus protocols (continued)
Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data
bytes, transferred between the start and stop conditions, is determined by the master device (microprocessor).
When addressed, the VBAP generates an acknowledge after the reception of each byte. The master device
must generate an extra clock pulse that is associated with this acknowledge bit.
The VBAP must pull down the SDA line during the acknowledge clock pulse so that the SDA line is at stable
low state during the high period of the acknowledge related clock pulse. Setup and hold times must be taken
into account. During read operations, the master device must signal an end of data to the slave by not generating
an acknowledge bit on the last byte that was clocked out of the slave. In this case, the slave (VBAP) must leave
the data line high to enable the master device to generate the stop condition.
clock frequencies and sample rates
A fixed PCMSYN rate of 8 kHz determines the sampling rate.
register map addressing
REG
BITS
07
06
05
04
03
02
01
00
Power control
00
Sidetone En
TXEn
RX TX En
MICSEL
BIASEn
RXEn
EAROUT
Sel
PWRUP
Mode control
01
Comp Sel
TMEn
PCMLB
Comp En
BUZZEn
RXFLTR
En
TXFLTR
En
TXSLOPE
En
TXPGA
02
X
TP3
TP2
TP1
TP0
ST2
ST1
ST0
RXPGA
03
RP3
RP2
RP1
RP0
RV3
RV2
RV1
RV0
High DTMF
04
HIFREQ
Sel7
HIFREQ
Sel6
HIFREQ
Sel5
HIFREQ
Sel4
HIFREQ
Sel3
HIFREQ
Sel2
HIFREQ
Sel1
HIFREQ
Sel0
Low DTMF
05
LOFREQ
Sel7
LOFREQ
Sel6
LOFREQ
Sel5
LOFREQ
Sel4
LOFREQ
Sel3
LOFREQ
Sel2
LOFREQ
Sel1
LOFREQ
Sel0
AUX
06
MCLK
Detect
RXPGA2
DTMFH1
DTMFH0
DTML1
DTMFL0
AMVX
MCLK sel
For voice mode only
相關PDF資料 |
PDF描述 |
|---|---|
| TX45 | HIGH-ENERGY TRIGGERED SPARK GAPS |
| XA1000 | DC-18.0 GHz GaAs MMIC 5-Bit Digital Attenuator |
| XAUR13C | 12.7mm (0.5 inch) 16 SEGMENT SINGLE DIGIT ALPHANUMERIC DISPLAY |
| XB1002 | 36.0-43.0 GHz GaAs MMIC Buffer Amplifier |
| XB1004 | 16.0-30.0 GHz GaAs MMIC Buffer Amplifier |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TWL1200 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SDIO, UART, AND AUDIO VOLTAGE-TRANSLATION TRANSCEIVER |
| TWL1200IPFBRQ1 | 功能描述:轉換 - 電壓電平 SDIO,UART,and Audio Vltg-Level Xcvr RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| TWL1200-Q1 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SDIO, UART, AND AUDIO VOLTAGE-TRANSLATION TRANSCEIVER |
| TWL1200YFFR | 功能描述:轉換 - 電壓電平 SDIO UART & Aud Vltg Level Transceiver RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| TWL1200ZQCR | 功能描述:轉換 - 電壓電平 SDIO UART & Audio Vltg-Level Xcvr RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復。