參數資料
型號: TSPC860XRMZPU66D
廠商: Atmel Corp.
英文描述: Integrated Communication Processor
中文描述: 綜合通信處理器
文件頁數: 85/93頁
文件大?。?/td> 1601K
代理商: TSPC860XRMZPU66D
85
TSPC860 [Preliminary]
2129B–HIREL–12/04
Software Compatibility
Issues
The following list summarizes the major software differences between the TS68EN360
QUICC and the TSPC860 PowerQUICC:
Since the TSPC860 PowerQUICC uses an Embedded PowerPC Core, code written
for the TS68EN360 must be recompiled for the PowerPC instruction set. Code
which accesses the TS68EN360 peripherals requires only minor modifications for
use with the TSPC860. Although the functions performed by the PowerQUICC SIU
are similar to those performed by the QUICC SIM, the initialization sequence for the
SIU is different and therefore code that accesses the SIU must be rewritten. Many
developers of 68K compilers now provide compilers which also support the
PowerPC architecture.
The addition of the MAC function to the TSPC860 CPM block to support the needs
of higher performance communication software is the only major difference between
the CPM on the TS68EN360 and that on the TSPC860. Therefore the registers
used to initialize the QUICC CPM are similar to the TSPC860 CPM, but there are
some minor changes necessary for supporting the MAC function.
When porting code from the TS68EN360 CPM to the TSPC860 CPM, the software
writer will find new options for hardware breakpoint on CPU commands, address,
and serial request which are useful for software debugging. Support for single step
operation with all the registers of the CPM visible makes software development for
the CPM on the TSPC860 processor even simpler.
TSPC860 PowerQUICC
Glueless System Design
A fundamental design goal of the TSPC860 PowerQUICC was ease of interface to other
system components. Figure 72 on page 79 shows a system configuration that offers one
EPROM, one flash EPROM, and supports two DRAM SIMMs. Depending on the capac-
itance on the system bus, external buffers may be required. From a logic standpoint,
however, a glueless system is maintained.
Figure 74.
TSPC860 System Configuration
Buffer
PRTY[3-0]
RAS
CAS[3-0]
W (write)
Data
Address
Parity
RAS
RAS2
RAS1
CAS[3-0]
PowerQUICC
PC860
CS0
OE
Data
Address
CS7
WE[3-0]
CE (Enable)
OE (Output Enable)
WE (Write)
Data
Address
8-bit boot
EPROM
(Flash or Regular)
E (Enable)
G (Output Enable)
W (Write)
Data
Address
16 or 32 Bit
Two DRAM SIMMs
(Optional Parity)
8, 16 or 32-bit
SRAM
相關PDF資料
PDF描述
TSPC860XRMZQU66D Integrated Communication Processor
TSPC860XRVZPU66D Integrated Communication Processor
TSPC860XRVZQU66D Integrated Communication Processor
TSS10G45S SOLID STATE AC RELAY
TSS10J45S SOLID STATE AC RELAY
相關代理商/技術參數
參數描述
TSPC860XRMZQU66D 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor
TSPC860XRVZPU66D 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor
TSPC860XRVZQU66D 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor
TSPC-DCM600 制造商:Traco Power 功能描述:Bulk
TSPCOS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TREND SERVER PROG MULTI