- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄58 > TSL2569T (AMS-TAOS USA Inc)IC LIGHT TO DGTL CONV 6-TMB Datasheet資料下載
參數(shù)資料
| 型號： | TSL2569T |
| 廠商： | AMS-TAOS USA Inc |
| 文件頁數(shù)： | 15/37頁 |
| 文件大小： | 785K |
| 描述： | IC LIGHT TO DGTL CONV 6-TMB |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
| 其它名稱： | TSL2569-TDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
TSL2568, TSL2569
LIGHT-TO-DIGITAL CONVERTER
TAOS091D DECEMBER 2008
14
r
r
Copyright E 2008, TAOS Inc.
The LUMENOLOGY r Company
www.taosinc.com
Table 7. Interrupt Threshold Register
REGISTER
ADDRESS
BITS
DESCRIPTION
THRESHLOWLOW
2h
7:0
ADC channel 0 lower byte of the low threshold
THRESHLOWHIGH
3h
7:0
ADC channel 0 upper byte of the low threshold
THRESHHIGHLOW
4h
7:0
ADC channel 0 lower byte of the high threshold
THRESHHIGHHIGH
5h
7:0
ADC channel 0 upper byte of the high threshold
NOTE: Since two 8-bit values are combined for a single 16-bit value for each of the high and low interrupt thresholds, the Send Byte protocol should
not be used to write to these registers. Any values transferred by the Send Byte protocol with the MSB set would be interpreted as the
COMMAND field and stored as an address for subsequent read/write operations and not as the interrupt threshold information as desired.
The Write Word protocol should be used to write byte-paired registers. For example, the THRESHLOWLOW and THRESHLOWHIGH
registers (as well as the THRESHHIGHLOW and THRESHHIGHHIGH registers) can be written together to set the 16-bit ADC value in
a single transaction.
Interrupt Control Register (6h)
The INTERRUPT register controls the extensive interrupt capabilities of the TSL256x. The TSL256x permits
both SMB-Alert style interrupts as well as traditional level-style interrupts. The interrupt persist bit field
(PERSIST) provides control over when interrupts occur. A value of 0 causes an interrupt to occur after every
integration cycle regardless of the threshold settings. A value of 1 results in an interrupt after one integration
time period outside the threshold window. A value of N (where N is 2 through15) results in an interrupt only if
the value remains outside the threshold window for N consecutive integration cycles. For example, if N is equal
to 10 and the integration time is 402 ms, then the total time is approximately 4 seconds.
When a level Interrupt is selected, an interrupt is generated whenever the last conversion results in a value
outside of the programmed threshold window. The interrupt is active-low and remains asserted until cleared by
writing the COMMAND register with the CLEAR bit set.
In SMBAlert mode, the interrupt is similar to the traditional level style and the interrupt line is asserted low. To
clear the interrupt, the host responds to the SMBAlert by performing a modified Receive Byte operation, in which
the Alert Response Address (ARA) is placed in the slave address field, and the TSL256x that generated the
interrupt responds by returning its own address in the seven most significant bits of the receive data byte. If more
than one device connected on the bus has pulled the SMBAlert line low, the highest priority (lowest address)
device will win communication rights via standard arbitration during the slave address transfer. If the device
loses this arbitration, the interrupt will not be cleared. The Alert Response Address is 0Ch.
When INTR = 11, the interrupt is generated immediately following the SMBus write operation. Operation then
behaves in an SMBAlert mode, and the software set interrupt may be cleared by an SMBAlert cycle.
NOTE: Interrupts are based on the value of Channel 0 only.
Table 8. Interrupt Control Register
6
7
5
4
PERSIST
2
3
1
0
0
0
0
0
0
0
0
0
Reset Value:
INTERRUPT
Resv
Resv
INTR
6h
FIELD
BITS
DESCRIPTION
Resv
7:6
Reserved. Write as 0.
INTR
5:4
INTR Control Select. This field determines mode of interrupt logic according to Table 9, below.
PERSIST
3:0
Interrupt persistence. Controls rate of interrupts to the host processor as shown in Table 10, below.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSL257SM-LF | IC LIGHT-VOLTAGE SMD SIDELOOKER |
| TSL260R-LF | IC IR LIGHT-VOLT CONV SIDELOOKER |
| TSL260RSM-LF | IC IR LIGHT-VOLT CONV SMD SIDELK |
| TSL3301CL | IC LINEAR SENSOR ARRAY 8CHIPLED |
| TXM-418-LR_ | TRANSMITTER 418MHZ LR SERIES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSL256Y WAF | 制造商:Texas Instruments 功能描述: |
| TSL257 | 制造商:TAOS 制造商全稱:TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS 功能描述:HIGH-SENSITIVITY LIGHT-TO-VOLTAGE CONVERTER |
| TSL2571 | 制造商:TAOS 制造商全稱:TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS 功能描述:LIGHT-TO-DIGITAL CONVERTER |
| TSL2571 EVM | 功能描述:光學(xué)傳感器開發(fā)工具 Evaluation Module TSL2571x RoHS:否 制造商:ams 工具用于評估: 接口類型: 最大工作溫度: |
| TSL25711 | 制造商:TAOS 制造商全稱:TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS 功能描述:LIGHT-TO-DIGITAL CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。