- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98301 > TS86101G2BCGL (E2V TECHNOLOGIES PLC) PARALLEL, WORD INPUT LOADING, 10-BIT DAC, CBGA255 PDF資料下載
參數(shù)資料
| 型號： | TS86101G2BCGL |
| 廠商： | E2V TECHNOLOGIES PLC |
| 元件分類： | DAC |
| 英文描述： | PARALLEL, WORD INPUT LOADING, 10-BIT DAC, CBGA255 |
| 封裝： | HERMETIC SEALED, CERAMIC, BGA-255 |
| 文件頁數(shù)： | 16/57頁 |
| 文件大?。?/td> | 1030K |
| 代理商： | TS86101G2BCGL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
23
0992D–BDC–04/09
e2v semiconductors SAS 2009
TS86101G2B
Case 1:
If the D_CK clock edge occurs before the forbidden zone, data N will be transferred internally from the
first to the second bank of latch (see Figure 8-2 on page 30).
Case 2:
If the D_CK clock edge occurs after the forbidden zone, data N +1 will be transferred internally from the
first to the second bank of latch (see Figure 8-2 on page 30).
5.3.1
Tuning the DSP Clock Output Phase
The DSP clock output phase may be tuned over a range of 3.1 ns in 15 discrete steps of 200 ps each,
plus a propagation delay of 2.1 ns (the 2.10 ns value is an absolute timing value measured from CW_IN
input ball to DSP Clock output ball), by correctly setting the 4-bit address input CS_0, CS_1, CS_2 and
CS_3 from 0000 to 1111:
– 0000: 2.1 ns + 0
– 0001: 2.1 ns + 200 ps
–…
– 1111: 2.1 ns + 3.1 ns
5.3.2
Analog Output Data Switching Information
The analog output data changes on the CW_IN master clock’s rising edge, after one clock cycle pipeline
delay, plus TOD (output propagation delay). TOD includes the following:
Propagation time delays of the packaging accesses
The DAC’s core internal conversion time and other internal propagation delays
The typical value of TOD is 3.7 ns, assuming a 50
Ω // 2 pF load.
6.
Main Features of the TS86101G2B
6.1
Input MUX
The 4:1 integrated input MUX of the TS86101G2B provides the user with the capacity to apply an input
data rate four times lower than the effective sampling frequency used:
Data rate = Fs/4 = F(DSP_CK) = F(D_CK)
Where:
– F(DSP_CK) is the frequency of the DSP output clock
– F(D_CK) is the frequency of the Data Ready input clock
Since this input MUX is not programmable, all four ports must be used for proper operation of the DAC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSA0801IF | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TSA0801CFT | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TSA0801CF | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TSA0801IFT | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TSA1001IF | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS86101G2BMGS | 制造商:e2v technologies 功能描述:10-BIT DAC MUXDAC 10-BIT 1.2 GSPS - Trays |
| TS86101G2BVGL | 制造商:e2v technologies 功能描述:10-BIT DAC MUXDAC 10-BIT 1.2 GSPS - Trays |
| TS861AI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RAIL TO RAIL MICROPOWER BICMOS COMPARATORS |
| TS861AID | 功能描述:校驗器 IC Single Rail-to-Rail RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| TS861AIDT | 功能描述:校驗器 IC Single Rail-to-Rail RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。