TPS2490
TPS2491
SLVS503D NOVEMBER 2003REVISED JULY 2012
www.ti.com
REVISION HISTORY
Note: Page numbers of current version may differ from page numbers of previous versions.
Changes from Original (November 2003) to Revision A
Page
"  Deleted Lead temperature spec. from Abs Max Ratings table .............................................................................................  2
"    Changed V
PROG
MIN voltage spec. from: 0 to: 0.4; added footnote (1) to the RECOMMENDED OPERATING
CONDITIONS table ...............................................................................................................................................................  2
"    Deleted footnote - Not tested in production from t
F_TRIP
.......................................................................................................  3
"    Added clarification sentence to the GATE pin description, regarding adding capacitance. .................................................  9
"    Changed V
(VCC-OUT).
to V
(SENSE-OUT)
in the OUT pin description.  ............................................................................................  9
"    Changed from: (04 V) to: (0.4 4 V) in the PROG pin description .................................................................................... 9
"    Changed from: 2.5 V to: 2.7 V in the PG pin description.  ..................................................................................................  10
"    Added text to the PG pin description. .................................................................................................................................  10
"    Changed from: V
(VCCOUT)
to: V
(SENSEOUT)
...........................................................................................................................  12
"    Added text to the Gate Capacitor (dV/dt) Control section description ................................................................................  16
"    Added text to the High Gate Capacitance Applications section description .......................................................................  17
"    Added The Input Bypass section description.  ....................................................................................................................  17
Changes from Revision A (March 2010) to Revision B
Page
"    Added Feature: Calculator Tool Available (SLVC033)  .........................................................................................................  1
"    Added a sentence to the first paragraph of the DESIGN PROCEDURE section - See SLVC033 for a calculation tool
to help with this process.  ....................................................................................................................................................  14
"    Added the Gate Capacitor (dV/dt) Control section: Revised text and Equation 12 ............................................................  16
Changes from Revision B (March 2010) to Revision C
Page
"    Changed Figure 15, From: I
IN
= 5 A/div To: I
IN
= 0.5 A/div .................................................................................................  13
Changes from Revision C (September 2011) to Revision D
Page
"    Added Input voltage range, OUT as an individual line in the Abs Max Table ......................................................................  2
"    Added Operating voltage range to the RECOMMENDED OPERATING CONDITIONS table .............................................  2
"    Changed Supply Current Disabled Test Conditions From: V
EN
= Lo, V
SENSE
= V
VCC
= V
OUT
= 0 To: V
EN
= Lo, V
SENSE
=
V
VCC
= V
OUT
........................................................................................................................................................................... 3
18
Copyright ?20032012, Texas Instruments Incorporated