參數資料
型號： TMS320F240PQS
英文描述： 16-Bit Microcontroller
中文描述： 16位微控制器
文件頁數： 94/105頁
文件大?。?/td> 1481K
代理商： TMS320F240PQS
TMS320C240, TMS320F240
DSP CONTROLLERS
SPRS042D – OCTOBER 1996 – REVISED NOVEMBER 1998
94
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
operating characteristics over recommended operating condition ranges
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
VCCA= 5 5 V
VCCA = 5.5 V
converting
5
ICCA
Analog supply current
non-converting
2
mA
VCCA = VREFHI = 5.5 V
PLL or OSC power
down
1
Iref
Input charge current, VREFHI or VREFLO
VCCA = VCCD = VREFHI = 5.5 V, VREFLO = 0 V
Typical capacitive load on
analog input pin
5
mA
Ci
Cai
Analog input capacitance
non-sampling
6
pF
sampling
8
ZAI
Analog input source impedance
Analog input source impedance for conversions to
remain within specifications.
9
k
EDNL
Differential nonlinearity error
Difference between the actual step width and the ideal
value
– 1
1.5
LSB
EINL
Integral nonlinearity error
Maximum deviation from the best straight line through
the ADC transfer characteristics, excluding the
quantization error
1.5
LSB
td(PU)
Absolute resolution = 4.89 mV. At VREFHI = 5 V and VREFLO = 0 V, this s one LSB. As VREFHI decreases, VREFLO ncreases, or both, he LSB sizes
decrease. Therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.
Delay time, power-up to ADC valid
Time to stabilize analog stage after power-up
10
s
The ADC module allows complete freedom in the design of the sources for the analog inputs. The period of the
sample time is independent of the source impedance. The sample-and-hold period occurs in the first half-period
of the ADC clock after the ADCIMSTART bit or the ADCSOC bit of the ADC control register 1 (ADCTRL1, bits 13
and 0, respectively) is set to 1. The conversion then occurs during the next six ADC clock cycles. The digital
result registers are updated on the next ADC clock cycle once the conversion is completed.
ADC input pin circuit
One of the most common A/D application errors is inappropriate source impedance. In practice, minimum
source impedance should be used to limit the error as well as minimize the required sampling time; however,
the source impedance must be smaller than Z
AI
. A typical ADC input pin circuit is shown in Figure 47.
VIN
R1
Requiv
VAI
(to ADCINx input)
R1 = 9 k
typical
Figure 47. Typical ADC Input Pin Circuit
相關PDF資料
PDF描述
TMS320LC31-40 Digital Signal Processor
TMS320LC53PQ 16-Bit Digital Signal Processor
TMP320C51HQ Transient Voltage Suppressor Diodes
TMS320C50PQA40 16-Bit Digital Signal Processor
TMS320C51PQA40 16-Bit Digital Signal Processor
相關代理商/技術參數
參數描述
TMS320F241FN 功能描述:數字信號處理器和控制器 - DSP, DSC 16B 5V fixed point DSP w/ Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320F241FN 制造商:Texas Instruments 功能描述:IC C2000 DSP SMD 320F241 PLCC68
TMS320F241FNA 功能描述:數字信號處理器和控制器 - DSP, DSC 16B 5V fixed point DSP w/ Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320F241FNS 功能描述:數字信號處理器和控制器 - DSP, DSC 16B 5V fixed point DSP w/ Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320F241PG 功能描述:數字信號處理器和控制器 - DSP, DSC 16B 5V fixed point DSP w/ Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*