- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385929 > TLC34076-85 (Texas Instruments, Inc.) Color-Palette(85MHz,與TLC34075兼容，另具24位和16位真彩色模式) PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC34076-85 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Color-Palette(85MHz,與TLC34075兼容，另具24位和16位真彩色模式) |
| 中文描述： | 顏色調(diào)色板（85MHz，與TLC34075兼容，另具24位和16位真彩色模式） |
| 文件頁(yè)數(shù)： | 45/56頁(yè) |
| 文件大?。?/td> | 419K |
| 代理商： | TLC34076-85 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)
A-1
Appendix A
SCLK/VCLK and the TMS340x0
While the TLC34076 SCLK and VCLK outputs are designed for compatibility with all graphics systems, they
are also tightly coupled with the TMS340x0 Graphics System Processors. All the timing requirements of the
TMS340x0 have been considered. However, there are a few points that need to be explained with regard
to applications.
VCLK
All the video control signals in the TMS340x0 (i.e., BLANK, HSYNC, and VSYNC) are triggered and
generated from the falling edge of VCLK. The fact that the TLC34076 uses the falling edge to sample and
latch the BLANK input gives users maximum freedom to choose the frequency of VCLK and interconnect
the TLC34076 with the TMS340x0 GSP without glue logic. Needless to say, the VCLK frequency needs to
be selected to be compatible with the minimum VCLK period required by the TMS340x0.
In the TMS340x0, the same VCLK falling edge that generates BLANK requests a screen refresh. If the VCLK
period is longer than 16 TQs (TQ is the period of the TMS340x0 CLKIN), it is possible that the last SCLK
pulse could be used falsely to transfer the VRAM data from memory to the shift register along with the last
pixel transfer. The first SCLK pulse for the next scan line would then shift the first pixel data out of the pipe
and the screen would then falsely start from the second pixel.
SCLK and SFLAG
The TLC34076 SCLK signal is compatible with current -10 and slower VRAMs. When split shift register
transfers are used, one SCLK pulse has to be generated between the regular shift register transfer and the
split shift register transfer to ensure correct operation. The SFLAG input is designed for this purpose. SFLAG
can be generated from a programmable logic array and triggered by the rising edge of the TR/QE signal or
the rising edge of the RAS signal of the regular shift register transfer cycle. TR/QE can be used if the
minimum delay from when the VRAM’s TRG signal goes high to SCLK going high can be met by the
programmable logic array delay; otherwise, RAS can be used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC34076-170 | Color-Palette(170MHz,與TLC34075兼容，另具24位和16位真彩色模式) |
| TLC34076M-135 | Color-Palette(135MHz,與TLC34075兼容，另具24位和16位真彩色模式) |
| TLC4501(中文) | Self-Calibrating Dual Operational Amplifier(先進(jìn)LINEPIC，自校準(zhǔn)精密運(yùn)放) |
| TLC4502(中文) | Self-Calibrating Operational Amplifier(先進(jìn)LINEPIC，雙組自校準(zhǔn)精密運(yùn)放) |
| TLC540(中文) | 8-Bit Analog-To-Digital Converters With Serial Control And 11 Inputs(串行控制，75ksps,12通道，8位ADC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC34076-85FN | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC34077 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Video Interface Palette Data Manual |
| TLC34077135FN | 制造商:TI 功能描述:* |
| TLC352 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:LinCMOSE DUAL DIFFERENTIAL COMPARATOR |
| TLC352CD | 功能描述:校驗(yàn)器 IC Dual Differential RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類(lèi)型: 通道數(shù)量: 輸出類(lèi)型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。