- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384004 > TLC34058-110M (Texas Instruments, Inc.) 256 ?24 COLOR PALETTE PDF資料下載
參數(shù)資料
| 型號： | TLC34058-110M |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 256 ?24 COLOR PALETTE |
| 中文描述： | 256？24調(diào)色板 |
| 文件頁數(shù)： | 8/21頁 |
| 文件大?。?/td> | 322K |
| 代理商： | TLC34058-110M |
TLC34058-110M
256
×
24 COLOR PALETTE
SGLS075 – JANUARY 1994
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
operating characteristics over recommended ranges of supply voltage and operating free-air
temperature, R
set
= 523
, V
ref
= 1.235 V (unless otherwise noted)
analog outputs
PARAMETER
MIN
TYP
MAX
±
1
±
1
±
5%
20.4
UNIT
EL
ED
Integral linearity error (each DAC)
LSB
Differential linearity error
LSB
Gray-scale error
IO
Output current
White level relative to blank
17.69
19.05
White level relative to black
16.74
17.62
18.5
mA
Black level relative to blank
0.95
1.44
1.9
Blank level on IOR, IOB
–10
5
50
μ
A
mA
μ
A
μ
A
Blank level on IOG
6.29
7.6
8.96
Sync level on IOG
–10
5
50
LSB size
69.1
DAC to DAC matching
2%
5%
Output compliance voltage
All typical values are at TA = 25
°
C.
–1
1.2
V
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, R
set
= 523
, V
ref
= 1.235 V (see Note 2)
PARAMETER
MIN
TYP
MAX
UNIT
ten1
ten2
tdis
td
tt
ts
CE low to data bus enabled
10
ns
CE low to data valid
75
ns
CE high to data bus disabled
15
ns
Analog output delay time (see Note 3)
10
ns
Analog output transition time (see Note 4)
2
ns
Analog output settling time (see Note 5)
9
ns
Glitch impulse (see Note 6)
50
pV-s
Analog output skew
0
ns
2
Pipeline delay
6
10
clock
cycles
NOTES:
2. TTL input signals are 0 to 3 V with less than 3 ns rise/fall times between 10% and 90% levels. ECL input signals are VDD –1.8 V
to VDD –0.8 V with less than 2 ns rise/fall times between 20% and 80% levels. For input and output signals, timing reference points
are at the 50% signal level. Analog output loads are less than 10 pF. D0–D7 output loads are less than 40 pF.
3. Measured from 50% point of rising clock edge to 50% point of full-scale transition
4. Measured between 10% and 90% of full-scale transition
5. Measured from 50% point of full-scale transition to output settling within
±
1
6. Glitch impulse includes clock and data feedthrough. The –3-dB test bandwidth is twice the clock rate.
相關PDF資料 |
PDF描述 |
|---|---|
| TLC354MD | LinCMOSE QUADRUPLE DIFFERENTIAL COMPARATORS |
| TLC354MN | LinCMOSE QUADRUPLE DIFFERENTIAL COMPARATORS |
| TLC354PW | LinCMOSE QUADRUPLE DIFFERENTIAL COMPARATORS |
| TLC354Y | LinCMOSE QUADRUPLE DIFFERENTIAL COMPARATORS |
| TLC354D | LinCMOSE QUADRUPLE DIFFERENTIAL COMPARATORS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLC34058-110MGA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:256 x 24 COLOR PALETTE |
| TLC34058-110MGAB | 制造商:TI 制造商全稱:Texas Instruments 功能描述:256 ?? 24 COLOR PALETTE |
| TLC34058-110MHFG | 制造商:TI 制造商全稱:Texas Instruments 功能描述:256 x 24 COLOR PALETTE |
| TLC34058-135FN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:256 ?? 24 COLOR PALETTE |
| TLC34058-80FN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。