參數(shù)資料
型號： TLC320AD50CPTR
廠商： TEXAS INSTRUMENTS INC
元件分類： 模擬信號調(diào)理
英文描述： SPECIALTY ANALOG CIRCUIT, PQFP48
封裝： PLASTIC, QFP-48
文件頁數(shù)： 13/56頁
文件大?。?/td> 555K
代理商： TLC320AD50CPTR
2–5
Figure 2–6 is a timing diagram of this procedure.
FS
DIN
P
DOUT
Register Write
S
Low 8 Bits (DS0–DS7) are all 0
Figure 2–6. Register 1 Write Operation Timing Diagram
2.1.6
Sigma-Delta ADC
The sigma-delta analog-to-digital converter in the device is a sigma-delta modulator with 64-
× oversampling. The
ADC provides high-resolution, low-noise performance using oversampling techniques. Due to the oversampling
employed, only single-pole antialiasing filters are required on the analog inputs.
2.1.7
Decimation Filter
The decimation filters reduce the digital data rate to the sampling rate. This is accomplished by decimating with a ratio
of 1:64. The output of the decimation filter is a 16-bit 2s-complement data word clocking at the sample rate selected
for that particular data channel. The bandwidth of the filter is 0.439
× fsample and scales linearly with the sample rate.
2.1.8
Sigma-Delta DAC
The sigma-delta digital-to-analog converter in the device is a sigma-delta modulator with 256-
× oversampling. The
DAC provides high-resolution, low-noise performance using oversampling techniques.
2.1.9
Interpolation Filter
The interpolation filter resamples the digital data at a rate of 256 times the incoming sample rate. The high-speed
data output from the interpolation filter is then used in the sigma-delta DAC. The bandwidth of the filter is 0.439
×
fsample and scales linearly with the sample rate.
2.1.10 Analog and Digital Loopback
The analog and digital loopbacks provide a means of testing the modem data ADC/DAC channels and can be used
for in-circuit system-level tests. The analog loopback routes the DAC low-pass filter output into the analog input where
it is then converted by the ADC into a digital word. The digital loopback, enabled by setting bit D1 in control 1 register
to 1, routes the ADC output to the DAC input on the device. Analog loopback is enabled by setting bit D3 in control
2 register to 1 (see section 6).
2.1.11 FIR Overflow Flag
The decimator FIR filter sets an overflow flag (bit D5) of control 2 register to indicate that the input analog signal has
exceeded the range of the internal decimation filter calculations. Once the FIR overflow flag has been set in the
register, it remains set until the register is read by the user. Reading this value resets the overflow flag.
If FIR overflow occurs, the input signal must be attenuated either by the PGA or some other method.
相關(guān)PDF資料
PDF描述
TLC320AD50IPTR SPECIALTY ANALOG CIRCUIT, PQFP48
TLC320AD50IPT SPECIALTY ANALOG CIRCUIT, PQFP48
TLC555QDRQ1 PULSE; RECTANGULAR, 1.2 MHz, TIMER, PDSO8
TLC7701MPWREPG4 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
TLC7705QPWREP 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD50I 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD50IDW 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50IPT 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD52CDW 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD52CPT 功能描述:IC ANALOG INTERFACE W/MS 48-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標準 ADC / DAC (db):- 動態(tài)范圍，標準 ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*