- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69493 > TLC2932AIPWR (TEXAS INSTRUMENTS INC) PHASE LOCKED LOOP, 38 MHz, PDSO14 PDF資料下載
參數(shù)資料
| 型號： | TLC2932AIPWR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, 38 MHz, PDSO14 |
| 封裝： | GREEN, PLASTIC, TSSOP-14 |
| 文件頁數(shù)： | 23/23頁 |
| 文件大小： | 531K |
| 代理商： | TLC2932AIPWR |
TLC2932A
HIGH PERFORMANCE PHASE LOCKED LOOP
SLES150 OCTOBER 2005
9
TI.COM
operation characteristics, VDD = 5 V, TA = 25°C (unless otherwise noted)
VCO section
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fOSC
Operation oscillation frequency
RBIAS = 3.3 k, VCO IN = 1/2 VDD
37
57
75
MHz
fSTB
Time to stable oscillation (see Note 20)
10
us
tr
Rise time
CL = 15 pF
7.5
10
ns
tf
Fall time
CL = 15 pF
6.4
10
ns
fDUTY
Duty cycle at VCO OUT
RBIAS = 3.3 k, VCO IN = 1/2 VDD
45%
50%
55%
α (fOSC)
Temperature coefficient of oscillation
frequency
VCO IN = 1/2 VDD, TA = –20°C to
75
°C
–0.346
%/
°C
kSVS(fOS
C)
Supply voltage coefficient of oscillation
frequency
VCO IN = 1/2 VDD, VDD = 4.75 V
to 5.25 V
0.002
%/mV
Jitter absolute (see Note 21)
PLL jitter, N = 128
145
ps
NOTES: 20. The time period to the stable VCO oscillation frequency after the VCO INHIBIT terminal is changed to a low level.
21. Jitter performance is highly dependent on circuit layout and external device characteristics. The jitter specification was made with
a carefully deigned PCB with no device socket.
PFD section
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fmax
Maximum operation frequency
38
MHz
tPLZ
PFD output disable time from low level
20
40
ns
tPHZ
PFD output disable time from high level
20
40
ns
tPZL
PFD output enable time to low level
4
20
ns
tPZH
PFD output enable time to high level
4.3
20
ns
tr
Rise time
CL = 15 pF
2.1
10
ns
tf
Fall time
CL = 15 pF
1.3
10
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC2932IPW | PHASE LOCKED LOOP, 40 MHz, PDSO14 |
| TLC2932IPWR | PHASE LOCKED LOOP, 40 MHz, PDSO14 |
| TLC2933AIPWRG4 | PHASE LOCKED LOOP, 1 MHz, PDSO14 |
| TLC2942IDBR | PHASE LOCKED LOOP, 20 MHz, PDSO38 |
| TLC2942IDBLE | PHASE LOCKED LOOP, 20 MHz, PDSO38 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC2932AIPWRG4 | 功能描述:鎖相環(huán) - PLL Phase-Locked Loop Systems RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| TLC2932EVM | 制造商:Texas Instruments 功能描述:PHASE-LOCK LOOP EVALUATION MODULE - Bulk |
| TLC2932IPW | 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| TLC2932IPWG4 | 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| TLC2932IPWR | 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。