參數(shù)資料
型號(hào): TLC2932AIPWR
廠商: TEXAS INSTRUMENTS INC
元件分類(lèi): PLL合成/DDS/VCOs
英文描述: PHASE LOCKED LOOP, 38 MHz, PDSO14
封裝: GREEN, PLASTIC, TSSOP-14
文件頁(yè)數(shù): 22/23頁(yè)
文件大?。?/td> 531K
代理商: TLC2932AIPWR
TLC2932A
HIGH PERFORMANCE PHASE LOCKED LOOP
SLES150 OCTOBER 2005
8
TI.COM
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
operation characteristics, VDD = 3.3 V, TA = 25°C (unless otherwise noted) (continued)
PFD section
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fmax
Maximum operation frequency
22
MHz
tPLZ
PFD output disable time from low level
21
50
ns
tPHZ
PFD output disable time from high level
21
50
ns
tPZL
PFD output enable time to low level
5.8
30
ns
tPZH
PFD output enable time to high level
6.2
30
ns
tr
Rise time
CL = 15 pF
3
10
ns
tf
Fall time
CL = 15 pF
1.7
10
ns
electrical characteristics, VDD = 5 V, TA = 25°C (unless otherwise noted)
VCO section
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VOH
High level output voltage
IOH = –2 mA
4
V
VOL
Low level output voltage
IOL = 2 mA
0.5
V
VTH
Input threshold voltage at select, VCO
inhibit
1.5
2.5
3.5
V
II
Input current at Select, VCO inhibit
VI = VDD or GND
±1
A
ZI(VCOIN)
VCO IN input impedance
VCO IN = 1/2 VDD
10
M(
IDD(inh)
VCO supply current (inhibit)
See Note 16
0.56
1
A
IDD(vco)
VCO supply current
See Note 17
28
50
mA
NOTES: 16. Current into VCO VDD, when VCO INHIBIT = high, PFD is inhibited.
17. Current into VCO VDD, when VCO IN = 1/2 VDD, RBIAS = 3.3 k, VCOOUT = 15pF Load, VCO INHIBIT = GND, and PFD INHIBIT
= GND.
PFD section
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VOH
High level output voltage
IOH = –2 mA
4.5
V
VOL
Low level output voltage
IOL = 2 mA
0.2
V
IOZ
High impedance state output current
PFD inhibit = high, Vo = VDD or
GND
±1
A
VIH
High level input voltage at FinA, FinB
4.5
V
VIL
Low level input voltage at FinA, FinB
1
V
VTH
Input threshold voltage at PFD inhibit
1.5
2.5
3.5
CIN
Input capacitance at FinA, FinB
5.6
pF
ZIN
Input impedance at FinA, FinB
10
M
IDD(Z)
High impedance state PFD supply current
See Note 18
1
A
IDD(PFD)
PFD supply current
See Note 19
0.5
3
mA
NOTES: 18. The current into LOGIC VDD when FINA and FINB = ground, PFD INHIBIT = VDD, PFD OUT open, and VCO OUT is inhibited.
19. The current into LOGIC VDD when FINA = 1 MHz and FINB = 1 MHz (VI(PP) = 5 V, rectangular wave), PFD INHIBIT = GND, PFD
OUT open, and VCO OUT is inhibited
相關(guān)PDF資料
PDF描述
TLC2932IPW PHASE LOCKED LOOP, 40 MHz, PDSO14
TLC2932IPWR PHASE LOCKED LOOP, 40 MHz, PDSO14
TLC2933AIPWRG4 PHASE LOCKED LOOP, 1 MHz, PDSO14
TLC2942IDBR PHASE LOCKED LOOP, 20 MHz, PDSO38
TLC2942IDBLE PHASE LOCKED LOOP, 20 MHz, PDSO38
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC2932AIPWRG4 功能描述:鎖相環(huán) - PLL Phase-Locked Loop Systems RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
TLC2932EVM 制造商:Texas Instruments 功能描述:PHASE-LOCK LOOP EVALUATION MODULE - Bulk
TLC2932IPW 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
TLC2932IPWG4 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
TLC2932IPWR 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray