- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69493 > TLC2932AIPWR (TEXAS INSTRUMENTS INC) PHASE LOCKED LOOP, 38 MHz, PDSO14 PDF資料下載
參數(shù)資料
| 型號： | TLC2932AIPWR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, 38 MHz, PDSO14 |
| 封裝： | GREEN, PLASTIC, TSSOP-14 |
| 文件頁數(shù)： | 17/23頁 |
| 文件大?。?/td> | 531K |
| 代理商： | TLC2932AIPWR |
TLC2932A
HIGH PERFORMANCE PHASE LOCKED LOOP
SLES150 OCTOBER 2005
3
TI.COM
detailed description
VCO oscillation frequency
The VCO oscillation frequency is determined by an external register (RBIAS) connected between the VCO VDD
and the BIAS terminals. The oscillation frequency and range depends on this resister value. For the lock
frequency range refer to the recommended operating conditions. Figure 1 shows the typical frequency variation
and VCO control voltage.
Bias Resistor (RBIAS)
VCO Oscillation Frequency Range
1/2 VDD
VCO Control Voltage (VCO IN)
VCO
Oscillation
Frequency
f
OSC
Figure 1.
Oscillation Frequency
VCO output frequency 1/2 divider
The TLC2932A SELECT terminal sets the fOSC VCO output frequency as shown in Table 1. The 1/2 fOSC output
should be used for minimum VCO output jitter.
Table 1.
VCO Output 1/2 Divider Function
SELLECT
VCO OUTPUT
Low
fOSC
High
1/2 fOSC
VCO inhibit function
The VCO has an externally controlled inhibit function which inhibit the VCO output. A high level on the VCO
INHIBIT terminal stops the VCO oscillation and powers down the VCO. The output maintains a low level during
the powerdown mode as shown in Table 2.
Table 2.
VCO Inhibit Function
VCO INHIBIT
VCO OSCILLATOR
VCO OUT
IDD(VCO)
Low
Active
Normal
High
Stopped
Low level
Power Down
PFD operation
The PFD is a high-speed, edge-triggered detector with an internal charge pump. The PFD detects the phase
difference between two frequency inputs supplied to FINA and FINB as shown in Figure 2. Normally the
reference is supplied to FINA and the frequency from the external counter output is fed to FINB. For clock
recovery PLL system, other types of phase detectors should be used.
相關PDF資料 |
PDF描述 |
|---|---|
| TLC2932IPW | PHASE LOCKED LOOP, 40 MHz, PDSO14 |
| TLC2932IPWR | PHASE LOCKED LOOP, 40 MHz, PDSO14 |
| TLC2933AIPWRG4 | PHASE LOCKED LOOP, 1 MHz, PDSO14 |
| TLC2942IDBR | PHASE LOCKED LOOP, 20 MHz, PDSO38 |
| TLC2942IDBLE | PHASE LOCKED LOOP, 20 MHz, PDSO38 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLC2932AIPWRG4 | 功能描述:鎖相環(huán) - PLL Phase-Locked Loop Systems RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| TLC2932EVM | 制造商:Texas Instruments 功能描述:PHASE-LOCK LOOP EVALUATION MODULE - Bulk |
| TLC2932IPW | 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| TLC2932IPWG4 | 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| TLC2932IPWR | 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。