參數(shù)資料
型號(hào): TDA7546TR
廠商: 意法半導(dǎo)體
英文描述: Multichip module for TMC tuner applications
中文描述: 豐田汽車多芯片模塊調(diào)諧器應(yīng)用
文件頁數(shù): 30/68頁
文件大?。?/td> 823K
代理商: TDA7546TR
Functional description
TDA7546
30/68
5.2.5
Group and block synchronization module
The group and block synchronization module has the following features:
Hardware group and block synchronization
Hardware error detection
Hardware error correction, using quality bit information to indicate bad corrections
Hardware synchronization flywheel
TA, TAEON information extraction
Reset by software “ar_res”, which resets also RAM buffer addresses and RDS
demodulator
Figure 6.
Group and block synchronization diagram
This module is used to acquire group and block synchronization of the received RDS data
stream, which is provided in a modified shortened cyclic code. For theory and
implementation of modified shortened cyclic code and error correction, please refer to
CENELEC Radio Data System (RDS) specification EN50067.
Group and block synchronization module can detect and correct five bit error burst in the
data stream. If an error correction is done on a good quality marked RDS bit, the “data_ok”
bit rds_corrp[1] won’t be set (refer to page 49). Before error correction, the five MSBs of the
syndrome register are stored in the “cp” bits rds_corrp[7:3].
If the five LSBs of the syndrome register are zero, the “cp” pattern is used for error
correction. After that operation the syndrome must become zero for valid RDS data. The
type of error can be measured with the five “cp” bits in order to classify the reliability of the
correction. Each bit set within “cp” means that one bit was corrected.
The two RDS data bytes rds_bd_h[7:0] and rds_bd_l[7:0] are available at the I
2
C/SPI
interface together with status bits rds_corrp[7:0] and rds_qu[7:0] giving reliability information
of the data (refer to Figure 5). rds_int[7:0] bits are used for interrupt and group and block
S(4:0)
RDSCLK
RDSDAT
RDSQAL
rds_bd_h,rds_bd_l
rds_corrp
rds_qu
rds_int
RDSDAT(15:0)
Q(3:0)
CP(9:5)
Correct. pat.
Syndrome register
S(9:0)
Correction
logic
Corrected
Data_OK
Syndrom zero
Block
missed
QU(0:3)
RDS block counter
ABH
DBH
BLOCK E detected
Group & Block Synchronization Control Block
set
set
new
Block
available
next
RDS
bit
int
bit_int
T
res
s
A
ATA
read only
read only
read only
read/write
BLOCK A
BLOCK D
Quality bit counter
from RDS
Demodulator
T
B
B
B
相關(guān)PDF資料
PDF描述
TDA7550 DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS
TDA7550R DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS
TDA7551 DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS
TDA7552 DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS
TDA7553 DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA7548 功能描述:音頻放大器 4 x 50W Multi Quad Power Amplifer D RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel
TDA7550 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TDA7550R 制造商:STMicroelectronics 功能描述:
TDA7551 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS
TDA7552 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS