- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373624 > TDA7546TR (意法半導(dǎo)體) Multichip module for TMC tuner applications PDF資料下載
參數(shù)資料
| 型號(hào)： | TDA7546TR |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Multichip module for TMC tuner applications |
| 中文描述： | 豐田汽車多芯片模塊調(diào)諧器應(yīng)用 |
| 文件頁數(shù)： | 28/68頁 |
| 文件大小： | 823K |
| 代理商： | TDA7546TR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Functional description
TDA7546
28/68
factor (IDF), output divider factor (ODF), multiplication factor (MF) and fractional factor
(FRA) must be found (max. fsys tolerance ±0.7KHz). For fractional mode an additional
dither can be enabled (DITEN) to eliminate tones in the PLL output clock. The fractional
mode can be disabled (FRAEN) if not needed.
The system clock (fsys) is equal to the XTI input clock after reset. After the PLL is locked,
the system clock will switch automatically to the PLL output clock. Then the SPI/I
2
C can be
used at the maximum speed of 400kbits/s.
The initialization of the PLL must be done only once after hardware reset. After PLL locking
the RDS functionality can be used regardless of the PLL.
It is possible to disabled all clock for power down mode, which can be external hardware
reset .
5.2.3
Sigma delta converter
The sigma delta modulator is a 3rd order (second order-first order cascade) structure.
Therefore a multi bit output (2 bit streams) represents the analog input signal. A next digital
noise canceller will take the 2 bit streams and calculates a combined stream which is then
fed to the decimation filter. The modulator works at a sampling frequency of fsys/2. The over
sampling factor in relation to the band of interest (57KHz ± 2.4KHz) is 38.
5.2.4
Demodulator
The demodulator includes:
–
RDS quality indicator with selectable sensitivity
–
Selectable time constant of 57KHz PLL
–
Selectable time constant of bit PLL
–
Time constant selection done automatically or by software
The demodulator is fed by the 57KHz bandpass filter and interpolated multiplex signal. The
input signal passes a digital filter extracting the sinus and cosinus components, to be used
for further processing.
The sign of both channels are used as input for the ARI indicator and for the 57KHz PLL.
A fast ARI indicator determines the presence of an ARI carrier. If an ARI carrier is present,
the 57KHz PLL is operating as a normal PLL, else it is operating as a Costas loop.
One part of the PLL is compensating the integral offset (frequency deviation between
oscillator and input signal).
One channel of the filter is fed into the half wave integrator. Two half waves are created, with
a phase deviation of 90 degrees. One wave represents the RDS component, whereas the
other wave represents the ARI component.
The sign of both waves are used as reference for the bit PLL (1187.5 Hz).
The RDS wave is then fed into the half wave extractor. This leads into an RDS signal, which
after integration and differential decoding represents the RDS data.
In a similar way a quality bit can be calculated. This is useful to optimize error correction.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA7550 | DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS |
| TDA7550R | DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS |
| TDA7551 | DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS |
| TDA7552 | DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS |
| TDA7553 | DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA7548 | 功能描述:音頻放大器 4 x 50W Multi Quad Power Amplifer D RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TDA7550 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TDA7550R | 制造商:STMicroelectronics 功能描述: |
| TDA7551 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS |
| TDA7552 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。