![](http://datasheet.mmic.net.cn/390000/TCS59SM808BFT-70_datasheet_16837322/TCS59SM808BFT-70_35.png)
TC59SM816/08/04BFT/BFTL-70,-75,-80
2000-03-14 35/49
2. Read Operation
Issuing the Bank Activate command to the idle bank puts it into the active state. When the Read command is
issued after t
RCD
from the Bank Activate command, the data is read out sequentially, synchronized to the
positive edges of CLK (a Burst Read operation). The initial read data becomes available after CAS Latency
from the issuing of the Read command. The CAS latency must be set in the Mode Register at power-up. In
addition, the burst length of read data and Addressing Mode must be set. Each bank is held in the active state
unless the Precharge command is issued, so that the sense amplifiers can be used as secondary cache.
When the Read with Auto Precharge command is issued, the Precharge operation is performed automatically
after the Read cycle, then the bank is switched to the idle state. This command cannot be interrupted by any
other commands. Also, when the Burst Length is 1 and t
RCD
(min), the timing from the RAS command to the
start of the Auto Precharge operation is shorter than t
RAS
(min). In this case, t
RAS
(min) must be satisfied by
extending t
RCD
(Figure 9, 15).
When the Precharge operation is performed on a bank during a Burst Read operation, the Burst operation is
terminated (Figure 20).
When the Burst Length is full-page, column data is repeatedly read out until the Burst Stop command or
Precharge command is issued.
3. Write Operation
Issuing the Write command after t
RCD
from the Bank Activate command, the input data is latched
sequentially, synchronizing with the positive edges of CLK after the Write command (Burst Write operation).
The burst length of the Write data (Burst Length) and Addressing Mode must be set in the Mode Register at
power-up.
When the Write with Auto Precharge command is issued, the Precharge operation is performed automatically
after the Write cycle, then the bank is switched to the idle state. This command cannot be interrupted by any
other command for the entire burst data duration. Also, when the Burst Length is 1 and t
RCD
(min), the timing
from the RAS command to the start of the Auto Precharge operation is shorter than t
RAS
(min). In this case,
t
RAS
(min) must be satisfied by extending t
RCD
(Figure 10, 16).
When the Precharge operation is performed in a bank during a Burst Write operation, the Burst operation is
terminated (Figure 20).
When the Burst Length is full-page, the input data is repeatedly latched until the Burst Stop command or the
Precharge command is issued.
When the Burst Read and Single Write mode is selected, the write burst length is 1 regardless of the read
burst length.