- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385914 > TCS59SM804BFTL-75 (Toshiba Corporation) 16M×4Banks×4Bits Synchronous DRAM(4組16M×4位同步動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | TCS59SM804BFTL-75 |
| 廠商： | Toshiba Corporation |
| 英文描述： | 16M×4Banks×4Bits Synchronous DRAM(4組16M×4位同步動態(tài)RAM) |
| 中文描述： | 1,600 × 4Banks × 4Bits同步DRAM（4組1,600 × 4位同步動態(tài)RAM）的 |
| 文件頁數(shù)： | 39/49頁 |
| 文件大?。?/td> | 2423K |
| 代理商： | TCS59SM804BFTL-75 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
TC59SM816/08/04BFT/BFTL-70,-75,-80
2000-03-14 39/49
Addressing sequence example (Burst Length
=
8 and input address is 13.)
Interleave Mode
Sequential Mode
DATA
A8
A7
A6
A5
A4
A3
A2
A1
A0 ADD
ADD
Data0
0
0
0
0
0
1
1
0
1
13
13
13
Data1
0
0
0
0
0
1
1
0
0
12
13
+
1
14
Data2
0
0
0
0
0
1
1
1
1
15
13
+
2
15
Data3
0
0
0
0
0
1
1
1
0
14
13
+
3
8
Data4
0
0
0
0
0
1
0
0
1
9
13
+
4
9
Data5
0
0
0
0
0
1
0
0
0
8
13
+
5
10
Data6
0
0
0
0
0
1
0
1
1
11
13
+
6
11
Data7
0
0
0
0
0
1
0
1
0
10
13
+
7
12
calculated using
A2, A1 and A0 bits
not carry from
A2
to A3 bit.
CAS Latency field (A6~A4)
This field specifies the number of clock cycles from the assertion of the Read command to the first data
read. The minimum values of CAS Latency depends on the frequency of CLK. The minimum value which
satisfies the following formula must be set in this field.
A6
A5
A4
CAS
Latency
0
1
0
2 clock
0
1
1
3 clock
Test mode entry bit (A7)
This bit is used to enter Test mode and must be set to 0 for normal operation.
Reserved bits (A8, A10, A11, A12, BS0, BS1)
These bits are reserved for future operations. They must be set to 0 for normal operation.
Single Write mode (A9)
This bit is used to select the write mode. When the A9 bit is 0, Burst Read and Burst Write mode are
selected. When the A9 bit is 1, Burst Read and Single Write mode are selected.
A9
Write Mode
0
Burst Read and Burst Write
1
Burst Read and Single Write
Read Cycle
CAS
Latency
=
3
Command
Read
13
0
1
2
3
4
5
6
7
8
9
10
11
DQ0~DQ7
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Address
Data
Address
Interleave mode
13
12
15
14
9
8
11
10
13
14
15
8
9
10
11
12
Sequential mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TCS59SM804BFTL-80 | 16M×4Banks×4Bits Synchronous DRAM(4組16M×4位同步動態(tài)RAM) |
| TCS59SM808BFT-75 | 8M×4Banks×8Bits Synchronous DRAM(4組8M×8位同步動態(tài)RAM) |
| TCS59SM808BFT-80 | 8M×4Banks×8Bits Synchronous DRAM(4組8M×8位同步動態(tài)RAM) |
| TCS59SM808BFTL-70 | 8M×4Banks×8Bits Synchronous DRAM(4組8M×8位同步動態(tài)RAM) |
| TCS59SM808BFTL-75 | 8M×4Banks×8Bits Synchronous DRAM(4組8M×8位同步動態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TCS5BB6A0 | 制造商:Digital Persona 功能描述:SPI USB - TRAY STAINLESS STEEL BEZEL - Trays 制造商:UPEK 功能描述:SPI USB - TRAY STAINLESS STEEL BEZEL - Trays |
| TCS5BB6A2 | 制造商:Digital Persona 功能描述:TCS5B (USB CHIPSET) REEL STAINLESS STEEL BEZEL SMALL PACKAGE - Bulk 制造商:UPEK 功能描述:TCS5B (USB CHIPSET) REEL STAINLESS STEEL BEZEL SMALL PACKAGE - Bulk |
| TCS5BE6B1 | 制造商:Digital Persona 功能描述:TCS5BE6B1 - Bulk 制造商:UPEK 功能描述:TCS5BE6B1 - Bulk |
| TCS5BF6A1 | 制造商:Digital Persona 功能描述:TCS5B (USB CHIPSET) TRAY STAINLESS STEEL BEZEL LARGE PACKAGE - Bulk 制造商:UPEK 功能描述:TCS5B (USB CHIPSET) TRAY STAINLESS STEEL BEZEL LARGE PACKAGE - Bulk |
| TCS5BF6A2 | 制造商:Digital Persona 功能描述:TCS5B (USB CHIPSET) REEL STAINLESS STEEL BEZEL LARGE PACKAGE - Bulk 制造商:UPEK 功能描述:TCS5B (USB CHIPSET) REEL STAINLESS STEEL BEZEL LARGE PACKAGE - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。