TAS5518C
8-Channel Digital Audio PWM Processor
www.ti.com
SLES238A – SEPTEMBER 2008 – REVISED JULY 2009
3.2.2
Power Down (PDN)
.............................................................................................
443.2.3
Back-End Error (BKND_ERR)
.................................................................................
443.2.3.1
BKND_ERR and VALID
..............................................................................
453.2.4
Speaker/Headphone Selector (HP_SEL)
.....................................................................
453.2.5
Mute (MUTE)
.....................................................................................................
453.3
Device Configuration Controls
............................................................................................
463.3.1
Channel Configuration Registers
..............................................................................
463.3.2
Headphone Configuration Registers
..........................................................................
473.3.3
Audio System Configurations
..................................................................................
473.3.3.1
Using Line Outputs in 6-Channel Configurations
.................................................
483.3.4
Recovery from Clock Error
.....................................................................................
483.3.5
Power-Supply Volume-Control Enable
.......................................................................
483.3.6
Volume and Mute Update Rate
................................................................................
483.3.7
Modulation Index Limit
..........................................................................................
483.4
Master Clock and Serial Data Rate Controls
...........................................................................
493.4.1
PLL Operation
....................................................................................................
493.5
Bank Controls
...............................................................................................................
493.5.1
Manual Bank Selection
.........................................................................................
503.5.2
Automatic Bank Selection
......................................................................................
503.5.2.1
Coefficient Write Operations While Automatic Bank Switch Is Enabled
.......................
503.5.3
Bank Set
..........................................................................................................
503.5.4
Bank-Switch Timeline
...........................................................................................
513.5.5
Bank-Switching Example 1
.....................................................................................
513.5.6
Bank-Switching Example 2
.....................................................................................
514
Electrical Specifications
...................................................................................................... 52 4.1
Absolute Maximum Ratings
...............................................................................................
524.1.1
Dissipation Rating Table (High-k Board, 105
°C Junction) ................................................. 52 4.2
Dynamic Performance
.........................................................................................
524.3
Recommended Operating Conditions
........................................................................
534.4
Electrical Characteristics
.......................................................................................
534.5
PWM Operation
..................................................................................................
534.6
Switching Characteristics
.......................................................................................
544.6.1
Clock Signals
.....................................................................................................
544.6.2
Serial Audio Port
.................................................................................................
544.6.3
I
2C Serial Control Port Operation
..............................................................................
554.6.4
Reset Timing (RESET)
.........................................................................................
574.6.5
Power-Down (PDN) Timing
....................................................................................
574.6.6
Back-End Error (BKND_ERR)
.................................................................................
584.6.7
Mute Timing (MUTE)
............................................................................................
584.6.8
Headphone Select (HP_SEL)
..................................................................................
594.6.9
Volume Control
..................................................................................................
594.7
Serial Audio Interface Control and Timing
...................................................................
604.7.1
I
2S Timing
........................................................................................................
604.7.2
Left-Justified Timing
.............................................................................................
614.7.3
Right-Justified Timing
...........................................................................................
625
I2C Serial-Control Interface (Slave Addresses 0x36 and 0x37)
.................................................. 63 5.1
General I
2C Operation
.....................................................................................................
635.2
Single- and Multiple-Byte Transfers
.....................................................................................
645.3
Single-Byte Write
...........................................................................................................
645.4
Multiple-Byte Write
.........................................................................................................
655.5
Incremental Multiple-Byte Write
..........................................................................................
655.6
Single-Byte Read
...........................................................................................................
66Contents
3