參數(shù)資料
型號: STPCI2HDYC
廠商: STMICROELECTRONICS
元件分類: 外設(shè)及接口
英文描述: MULTIFUNCTION PERIPHERAL, PBGA516
封裝: PLASTIC, BGA-516
文件頁數(shù): 99/109頁
文件大小: 2430K
代理商: STPCI2HDYC
STPC ATLAS
Issue 1.1 - March 23, 2004
9/109
1. GENERAL DESCRIPTION
At the heart of the STPC Atlas is an advanced
processor block that includes a powerful x86
processor core along with a 64-bit SDRAM
controller, advanced 64-bit accelerated graphics
and video controller, a high speed PCI bus
controller and industry standard PC chip set
functions (Interrupt controller, DMA Controller,
Interval timer and ISA bus).
The STPC Atlas has in addition, a TFT output, a
Video Input, an EIDE controller, a Local Bus
interface,
PCMCIA
and
super
I/O
features
including USB host hub.
1.1. ARCHITECTURE
The STPC Atlas makes use of a tightly coupled
Unified Memory Architecture (UMA), where the
same memory array is used for CPU main
memory and graphics frame-buffer. This means a
reduction in total system memory for system
performances
that
are
equal to
that
of
a
comparable frame buffer and system memory
based system, and generally much better, due to
the
higher
memory
bandwidth
allowed
by
attaching the graphics engine directly to the 64-bit
processor host interface running at the speed of
the processor bus rather than the traditional PCI
bus.
The 64-bit wide memory array provides the
system with an 800MB/s peak bandwidth. This
allows for higher resolution screens and greater
color depth. The processor bus runs at 133 MHz,
further increasing “standard” bandwidth by at least
a factor of two.
The
‘standard’ PC
chipset
functions (DMA,
interrupt controller, timers, power management
logic) are integrated together with the x86
processor
core;
additional
low
bandwidth
functions such as communication ports are
accessed by the STPC Atlas via an internal ISA
bus.
The PCI bus is the main data communication link
to the STPC Atlas chip. The STPC Atlas translates
appropriate host bus I/O and Memory cycles onto
the PCI bus. It also supports the generation of
Configuration cycles on the PCI bus. The STPC
Atlas, as a PCI bus agent (host bridge class), is
compatible with PCI specification 2.1. The chip-
set also implements the PCI mandatory header
registers in Type 0 PCI configuration space for
easy porting of PCI aware system BIOS. The
device contains a PCI arbitration function for three
external PCI devices.
Figure 1-1 describes this architecture.
1.2. GRAPHICS FEATURES
Graphics functions are controlled through the on-
chip SVGA controller and the monitor display is
produced through the 2D graphics display engine.
This Graphics Engine is tuned to work with the
host CPU to provide a balanced graphics system
with a low silicon area cost. It performs limited
graphics
drawing
operations
which
include
hardware acceleration of text, bitblts, transparent
blts and fills. The results of these operations
change the contents of the on-screen or off-
screen frame buffer areas of SDRAM memory.
The frame buffer can occupy a space up to 4
Mbytes anywhere in the physical main memory.
The maximum graphics resolution supported is
1280 x 1024 in 16 Million colours at 75 Hz refresh
rate and is VGA and SVGA compatible. Horizontal
timing fields are VGA compatible while the vertical
fields are extended by one bit to accommodate
above display resolution.
To generate the TFT output, the STPC Atlas
extracts the digital video stream before the
RAMDAC and reformats it to the TFT format. The
height
and
width
of
the
flat
panel
are
programmable.
1.3. INTERFACES
An industry standard EIDE (ATA 2) controller is
built in to the STPC Atlas and connected internally
via the PCI bus.
The STPC Atlas integrates two USB ports.
Universal Serial Bus (USB) is a general purpose
communications
interface
for
connecting
peripherals to a PC. The USB Open Host
Controller Interface (Open HCI) Specification,
revision 1.1, supports speeds of up to 12 MB/s.
USB is royalty free and is likely to replace low-
speed legacy serial, parallel, keyboard, mouse
and floppy drive interfaces. USB Revision 1.1 is
fully supported under Microsoft Windows 98 and
Windows 2000.
The STPC Atlas PCMCIA controller has been
specifically designed to provide the interface with
PCMCIA cards which contain additional memory
or I/O
The power management control facilities include
socket power control, insertion/removal capability,
power saving with Windows inactivity, NCS
controlled Chip Power Down, together with further
controls for 3.3V suspend with Modem Ring
Resume Detection.
相關(guān)PDF資料
PDF描述
STPIC6C595M 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16
STR710RZT6 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQFP144
STUF32864EHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
STV3208CV 9-BIT, DSP-FAST COSINE TRANSFRM PROCESSOR, PQFP44
STVA16857AGLF SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STPCI2HEYC 功能描述:微處理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
STPCI2HEYI 功能描述:微處理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
STPCINDUSTRIAL 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embedded Microprocessor
STP-CN04 功能描述:烙鐵 Cartridge Conical 0.4mm (0.016in) RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included
STP-CN05 功能描述:烙鐵 Cartridge Conical 0.5mm (0.02in) RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included