參數(shù)資料
型號: STFLWARP20PL
廠商: 意法半導體
英文描述: AB 7C 7#16S PIN RECP
中文描述: 自適應模糊建模工具
文件頁數(shù): 7/28頁
文件大小: 275K
代理商: STFLWARP20PL
ON-LINE MODE
In On-line mode (see figure 7) W.A.R.P.2.0 is en-
abled to elaborate input values and calculate out-
puts according to the fuzzy rules stored into the
microprogram. W.A.R.P.2.0reads the inputvalues
one a time in the input data bus using the
RD/READY signals. If the processor is workingin
SLAVE mode (see register bench description in
table5) the userhas toprovide the inputswith their
identificationnumbers(bymeansofSIS0-SIS2),so
it is possible to provide inputs in any order. In
SLAVE mode it is also possible to force
W.A.R.P.2.0 to start the elaboration phase (by
means of LASTIN) without providing all inputs, for
instancewheninputvariables changewithdifferent
speed. In this case the outputs that have not be
provided in this cycle,but sampled in the previous
ones, are recoveredfrom the internalbuffers.
When all inputs are given or a LASTIN signal is
given, the elaboration phase starts. The elabora-
tion phase is divided in twomain parts. During the
first one the input values are read and the corre-
spondingALPHAvalues (activation levels) are cal-
culated. In thesecond part the computationof the
fuzzy rules and the defuzzification are imple-
mented.
W.A.R.P.2.0 acquires each input in 8 clock pulses
(min). Sincethe acquisition phase isperformedby
the user by means of the handshakingsignals, 8
clock pulses per input are referred to the most
efficient case. In figure 6 are shown the perform-
0
64
128
192
256
0
2.000
4.000
6.000
8.000
Number of Rule s
Numbe r of Clock Pulse s
Number ofInputs = 8
Figure6. W.A.R.P.2.0performances
ances in case of 8 inputs. If you are using less
inputs youhave to subtract 8clock pulsesfor each
of them. The elaboration time for rule requires 32
clockpulses.
For instance if W.A.R.P.2.0 is working at a fre-
quency of 40 MHz (25ns period)with 8 inputs and
128 rules globally(forall outputs)the timerequired
to provideall outputs is 4000clkp*25ns= 100
μ
s.
On-line Phase Master
(”MASTER”set in the register bench)
On-line Phase Enable
OFL=LOW
Inputs Acquisition with
Handshaking Signals
(RD/READY)
CHIP PRESET
End of Acquisition Phase
Start Elaboration Pha se
Elaboration Phase
Outputs Gen eration
DS=HIGH
On-line Pha se Slave
(”SLAVE” set in the register bench)
On-line Phase Enable
OFL=LOW
Acquisition with
Handshaking by
specifying which inputs
is on the input bus by
means of SIS0-SIS2
CHIP PRESET
End of Acquisition Phase
Start Elaboration Pha se
Elaboration Phase
Outputs Generation
DS=HIGH
Last Input has been
given
LASTIN=HIGH
Figure7. On-Linephase
7/28
W.A.R.P.2.0
相關PDF資料
PDF描述
STG8207 Dual N-Channel E nhancement Mode F ield E ffect Transistor
STGB20NB41LZ N-CHANNEL CLAMPED 20A - DPAK INTERNALLY CLAMPED PowerMESH IGBT
STGB20NB41LZT4 N-CHANNEL CLAMPED 20A - DPAK INTERNALLY CLAMPED PowerMESH IGBT
STGD6NC60HD N-CHANNEL 6A - 600V DPAK Very Fast PowerMESH IGBT
STGD6NC60HDT4 N-CHANNEL 6A - 600V DPAK Very Fast PowerMESH IGBT
相關代理商/技術參數(shù)
參數(shù)描述
STFN 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:N-CHANNEL 30V - 0.039W - 4A SOT23-6L STripFET II POWER MOSFET
STFN42 功能描述:TRANSISTOR PLANAR BIPO SOT-89 RoHS:是 類別:分離式半導體產(chǎn)品 >> 晶體管(BJT) - 單路 系列:- 標準包裝:1 系列:- 晶體管類型:NPN 電流 - 集電極 (Ic)(最大):1A 電壓 - 集電極發(fā)射極擊穿(最大):30V Ib、Ic條件下的Vce飽和度(最大):200mV @ 100mA,1A 電流 - 集電極截止(最大):100nA 在某 Ic、Vce 時的最小直流電流增益 (hFE):300 @ 500mA,5V 功率 - 最大:710mW 頻率 - 轉換:100MHz 安裝類型:表面貼裝 封裝/外殼:TO-236-3,SC-59,SOT-23-3 供應商設備封裝:SOT-23-3(TO-236) 包裝:Digi-Reel® 其它名稱:MMBT489LT1GOSDKR
STFPC311 功能描述:MOSFET Advanced Logic RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS(導通):0.014 Ohms 配置:Single 最大工作溫度: 安裝風格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
STFPC311BTR 功能描述:VFD驅動器 Fully integrated GPS LNA IC RoHS:否 制造商:Maxim Integrated 工作電源電壓:8 V to 76 V, 3 V to 5.5 V 電源電流:0.9 mA, 700 uA 最大工作溫度:+ 125 C 封裝 / 箱體:SOIC-20 封裝:Tube
STFPC320 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Front panel controller/driver with standby power management and real-time clock