- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380764 > STFLWARP11PL (意法半導(dǎo)體) WEIGHT ASSOCIATIVE RULE PROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | STFLWARP11PL |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | WEIGHT ASSOCIATIVE RULE PROCESSOR |
| 中文描述： | 重量的聯(lián)想規(guī)則處理器 |
| 文件頁(yè)數(shù)： | 12/19頁(yè) |
| 文件大?。?/td> | 215K |
| 代理商： | STFLWARP11PL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
Off-line Phase Timing (Internal RAMs Loading withCharge Mode ”1”)
DC LK
OF L
I0-I7
E PA0-E PA2 +
A0-A9
AD DRE S S 0
ADDRE S S 1
AD DRE S S n
MC LK
DATA0
DATAn
DATA1
W.A.R .P. store s DATA0
W.A.R.P. store s DATA1
W.A.R .P. store s DATAn
P RS T
CHM
S YNC
Timing Table Description:
OFF-LINEphase (CHM ”1”)
- CHM [INPUT] high will enable the ’automatic downloading’, specifying the address of the non-volatile
memory where are data to be loaded into W.A.R.P.. Internal memory addresses are automatically
generated.
- MCLK [INPUT] must be connectedwith the externalsynchronizationsignal.
- PRST [INPUT] must be set high to enable the device.
- OFL[INPUT] must be set high to enablethe loadingphase of datainto the internalRAMs of W.A.R.P..
- SYNC [OUTPUT] will be provided to synchronizeinput data (I0-I7) coming from the external database.
SYNC frequencyis MCLK/32.
- DCLK[INTERNAL] setstheworkingfrequencyaccordingto theOFLcontrolsignal.Itdrives theaddressing
ofdatacoming fromthe externalmemory supportbythe I0-I7 inputbus. The externalmemory supportmust
return the data (addressedby EPA0-EPA2+A0-A9[OUTPUT]) into I0-I7 in a periodof time no longerthan
half a period of DCLK. DCLK frequencyis MCLK/32.
Figure 9.
Block Diagram for W.A.R.P. downloading (CHM ”1”)
12/19
W.A.R.P.1.1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STFLWARP11 | ADAPTIVE FUZZY MODELLER |
| STFLWARP11PG | Circular Connector; No. of Contacts:3; Series:; Body Material:Aluminum Alloy; Connecting Termination:Solder; Connector Shell Size:16; Circular Contact Gender:Pin; Circular Shell Style:Cable Receptacle; Insert Arrangement:16-7 RoHS Compliant: No |
| STFLWARP11PG-PL | AB 3C 1#8 2#16 SKT RECP |
| STFLWARP20L | ADAPTIVE FUZZY MODELLER |
| STFLAFM10 | ADAPTIVE FUZZY MODELLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STFLWARP20 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT FUZZY CO-PROCESSOR |
| STFLWARP20/PL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| STFLWARP20L | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ADAPTIVE FUZZY MODELLER |
| STFLWARP20PL | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT FUZZY CO-PROCESSOR |
| STFN | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:N-CHANNEL 30V - 0.039W - 4A SOT23-6L STripFET II POWER MOSFET |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。