- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380764 > STFLWARP11PG (意法半導體) Circular Connector; No. of Contacts:3; Series:; Body Material:Aluminum Alloy; Connecting Termination:Solder; Connector Shell Size:16; Circular Contact Gender:Pin; Circular Shell Style:Cable Receptacle; Insert Arrangement:16-7 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號： | STFLWARP11PG |
| 廠商： | 意法半導體 |
| 元件分類： | 圓形連接器 |
| 英文描述： | Circular Connector; No. of Contacts:3; Series:; Body Material:Aluminum Alloy; Connecting Termination:Solder; Connector Shell Size:16; Circular Contact Gender:Pin; Circular Shell Style:Cable Receptacle; Insert Arrangement:16-7 RoHS Compliant: No |
| 中文描述： | 重量的聯(lián)想規(guī)則處理器 |
| 文件頁數(shù)： | 1/19頁 |
| 文件大?。?/td> | 215K |
| 代理商： | STFLWARP11PG |
W.A.R.P. 1.1
W
EIGHT
A
SSOCIATIVE
R
ULE
P
ROCESSOR
ADVANCED DATA
HighSpeed Rules Processing
AntecedentMembership Functions with any
Shape
Up to 256 Rules (4 Antecedents,1
Consequent)
Up to 16 InputConfigurableVariables
Up to 16 MembershipFunctions foran Input
Variable
Up to 16 OutputVariables
Up to 128 Membership Functions for all
Consequents
MAX-DOT InferenceMethod
Defuzzification on chip
SoftwareTools and Emulators Availability
100-pinCPGA100Ceramic Package
84-leadPlastic LeadedChip Carrier package
GENERAL DESCRIPTION
W.A.R.P. is a VLSI Fuzzy Logic controller whose
architecture arises from the need of realizing an
integratedstructure with high inferencingperform-
ancesandflexibility. Toget those resultsa modular
architecture based on a set of parallel memory
blocks has been implemented.
In orderto obtainhighperformancesW.A.R.P.uses
different data representations during the various
phases of the computational cycle, so that it is
always operating on the optimal data repre-
sentation. A vectorial characterization has been
adopted for the Antecedent Membership Func-
tions. W.A.R.P. exploits a SGS-THOMSON pat-
entedstrategytostoretheAntecedentMembership
May 1996
This is advance informationon a new productnow in developmentor undergoingevaluation. Detailsare subject to change without notice.
8
I0-I7
A0-A9
10
O0-O9
FIN
3
CHM OFL
4
OCNT0-OCNT3
STB
EP
NP
PRST
MCLK VSS VDD
W.A.R.P.
1.1
10
EPA0-EPA2
SYNC
Figure1. Logic Diagram
Number of Inputs
Standard Rule Format
Rules Number
Antecedent’s MFs Number
Consequent’s MFs Number
Input Data Resolution
Output Data Resolution
Configurable [1..8]
4 Antecedents, 1 Consequent [or subsets]
Max 256 Rules in the 4Antecedent, 1 Consequent format
Configurable [up to16 for an inputvariable]
Max 256 for all outputs variables
8 bit
8 bit
Table 1. W.A.R.P. Configuration Settings
CPGA100
PLCC84
1/19
相關PDF資料 |
PDF描述 |
|---|---|
| STFLWARP11PG-PL | AB 3C 1#8 2#16 SKT RECP |
| STFLWARP20L | ADAPTIVE FUZZY MODELLER |
| STFLAFM10 | ADAPTIVE FUZZY MODELLER |
| STFLAFM10SW | ADAPTIVE FUZZY MODELLER |
| STFLSTUDIO2KIT | Silver Mica Capacitor; Capacitance:6200pF; Capacitance Tolerance:+/- 5%; Series:CD30; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:11.1mm; Leaded Process Compatible:No RoHS Compliant: No |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| STFLWARP11PG-PL | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ADAPTIVE FUZZY MODELLER |
| STFLWARP11PL | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:WEIGHT ASSOCIATIVE RULE PROCESSOR |
| STFLWARP20 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT FUZZY CO-PROCESSOR |
| STFLWARP20/PL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| STFLWARP20L | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ADAPTIVE FUZZY MODELLER |
發(fā)布緊急采購，3分鐘左右您將得到回復。