- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98147 > ST92T141K4M6 (STMICROELECTRONICS) 16-BIT, OTPROM, 25 MHz, MICROCONTROLLER, PDSO34 PDF資料下載
參數(shù)資料
| 型號： | ST92T141K4M6 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, OTPROM, 25 MHz, MICROCONTROLLER, PDSO34 |
| 封裝： | PLASTIC, SO-34 |
| 文件頁數(shù)： | 126/179頁 |
| 文件大?。?/td> | 1905K |
| 代理商： | ST92T141K4M6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁當前第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁
50/179
ST92141 - INTERRUPTS
NMI/WKP0 LINE MANAGEMENT (Cont’d)
3.9.1 NMI/Wake-Up Event Handling in Run
mode
The four external lines WKUP0/NMI, WKUP1-3
can also be used when the device is in Run Mode.
In addition, if the WKUP0/NMI line is used and the
NMI and WKUP0 events are enabled by program-
ming the CPU, IMC and WUIMU registers, a tran-
sition on the input pin can generate the following
events:
– IMC: the six output phases UH/UL/VH/VL/WH/
WL are released in High Impedance. The NMI bit
of the IMCIVR register is automatically set to “1”.
A non maskable interrupt request is then sent to
the CPU.
– CPU: the NMI pending bit of the CICR register is
set and the corresponding NMI interrupt routine
is immediately executed.
Note 1: The NMI pending bits of the IMCIVR reg-
ister must be cleared by software in the NMI rou-
tine, whereas the NMI pending bit of the CICR
register is cleared by hardware when NMI routine
is acknowledged.
Note 2: The external NMI/WKUP0 event is flagged
in the NMI pending bit of the IMCIVR register. The
NMI routine must clear this bit. This operation must
occur after disactivation of the NMI/WKUP0 line
(otherwise, the next NMI/WKUP0 event will be
lost, if the CPU is sensitive to a rising edge on the
NMI input).
The flexibility of the ST9 also allows the use of the
NMI/WKUP0 line as a wake up function only or as
a Non Maskable Interrupt only.
WARNING:
1. The NMI management implemented in the
ST92141 imposes the following constraints on
the P5.3 (NMI/WKUP0) I.O pin:
– No glitches should occur on the pin to avoid un-
intentional NMI/wake up requests.
– A minimum pulse width is requested for the pin
activation (refer to ST92141 Electrical Specifica-
tion).
2. The WKUP0-3 management implemented in
the ST92141 imposes the following constraints
on the P5.0 (WKUP1), P5.2 (WKUP0), P3.2
(WKUP3) and P3.6 (WKUP2):
– No glitches should occur on WKUP0-3 pins to
avoid unintentional requests.
3.9.2 NMI/Wake-Up Event Handling in STOP
mode
The ST92141 enters Stop Mode by software writ-
ing a special Stop bit setting sequence in the
WUCTRL register of the WUIMU. After entering
Stop Mode, the device can be woken up by one of
the four Wake Up external lines (refer to Section
3.12 WAKE-UP / INTERRUPT LINES MANAGE-
MENT UNIT (WUIMU).
In addition, if the WKUP0/NMI line is used and the
NMI and WKUP0 events are enabled by program-
ming the CPU, IMC and WUIMU registers, a tran-
sition on the input pin can generate the following
events:
– IMC: the six output phases UH/UL/VH/VL/WH/
WL are released in High Impedance. The NMI bit
of the IMCIVR register is automatically set to “1”.
A non maskable interrupt request is then sent to
the CPU.
– WUIMU: the NMI/WKUP0 activation wakes up
the ST92141 from Stop mode, allowing the CPU
to acknowledge the NMI request from IMC
– CPU: the NMI pending bit of the CICR register is
set and the corresponding NMI interrupt routine
is executed as soon as the ST92141 is exited
from Stop mode.
Note: The NMI pending bits of the IMCIVR register
must be cleared by software in the NMI routine,
whereas the NMI pending bit of the CICR register
is cleared by hardware when the NMI routine is ac-
knowledged.
3.9.3 Unused Wake Up Management Unit lines
The WUIMU can manage up to 16 External-Inter-
rupt/ Wake up lines. Usually, only a subset of
these 16 lines is used.
In the ST92141, 4 lines out of 16 are available as
external lines (WKUP0/1/2/3) but the Pending and
Mask bits of the unused lines (WKUP4 to WKUP
15) are also accessible by software (refer to Sec-
tion 3.12 WAKE-UP / INTERRUPT LINES MAN-
AGEMENT UNIT (WUIMU)). Therefore, it is possi-
ble to generate a software interrupt by disabling
the Mask and by setting the Pending bit of an un-
used channel.
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST92R195C9 | 16-BIT, 24 MHz, MICROCONTROLLER, PQFP80 |
| STA2058 | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP64 |
| STCD1020RDG6E | PLL BASED CLOCK DRIVER, PDSO8 |
| STCD23300F35F | 2330 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12 |
| STCD23100F35F | 2310 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST92T163R4T1 | 功能描述:8位微控制器 -MCU OTP EPROM 20K USB/I2 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| ST92T196/JAP | 制造商:STMicroelectronics 功能描述: |
| ST92T96N9B1/AIN | 制造商:STMicroelectronics 功能描述: |
| ST-930 | 制造商:UNBRANDED 功能描述:MULTIMETER DIGITAL BARGRAPH |
| ST93003 | 功能描述:兩極晶體管 - BJT Hi Vltg FAST SWITCH PNP Pwr TRANSISTOR RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。