- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365645 > SN54ABT18245AWD (Texas Instruments, Inc.) SCAN TEST DEVICES WITH 18-BIT BUS TRANSCEIVERS PDF資料下載
參數(shù)資料
| 型號： | SN54ABT18245AWD |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | SCAN TEST DEVICES WITH 18-BIT BUS TRANSCEIVERS |
| 中文描述： | 掃描測試設(shè)備與18位總線收發(fā)器 |
| 文件頁數(shù)： | 5/28頁 |
| 文件大?。?/td> | 357K |
| 代理商： | SN54ABT18245AWD |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
SN54ABT18245A, SN74ABT18245A
SCAN TEST DEVICES
WITH 18-BIT BUS TRANSCEIVERS
SCBS110H – AUGUST 1992 – REVISED FEBRUARY 1999
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
test architecture
Serial-test information is conveyed by means of a 4-wire test bus, or TAP, that conforms to IEEE Standard
1149.1-1990. Test instructions, test data, and test control signals all are passed along this serial-test bus. The
TAP controller monitors two signals from the test bus, TCK and TMS. The TAP controller extracts the
synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip
control signals for the test structures in the device. Figure 1 shows the TAP-controller state diagram.
The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK and
output data changes on the falling edge of TCK. This scheme ensures that data to be captured is valid for fully
one-half of the TCK cycle.
The functional block diagram illustrates the IEEE Standard 1149.1-1990 4-wire test bus and boundary-scan
architecture and the relationship among the test bus, the TAP controller, and the test registers. As illustrated,
the device contains an 8-bit instruction register and four test-data registers: a 44-bit boundary-scan register, a
3-bit boundary-control register, a 1-bit bypass register, and a 32-bit device-identification register.
Test-Logic-Reset
Run-Test/Idle
Select-DR-Scan
Capture-DR
Shift-DR
Exit1-DR
Pause-DR
Update-DR
TMS = L
TMS = L
TMS = H
TMS = L
TMS = H
TMS = H
TMS = L
TMS = H
TMS = L
TMS = L
TMS = H
TMS = L
Exit2-DR
Select-IR-Scan
Capture-IR
Shift-IR
Exit1-IR
Pause-IR
Update-IR
TMS = L
TMS = L
TMS = H
TMS = L
TMS = H
TMS = H
TMS = L
TMS = H
TMS = L
Exit2-IR
TMS = L
TMS = H
TMS = H
TMS = H
TMS = L
TMS = H
TMS = L
TMS = H
TMS = H
TMS = H
TMS = L
Figure 1. TAP-Controller State Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74ABT245BGQNR | OCTAL BUS TRANSCEIVERS WITH 3 STATE OUTPUTS |
| SN74ABT245BZQNR | Circular Connector; Body Material:Aluminum; Series:PT06; No. of Contacts:32; Connector Shell Size:18; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Circular Contact Gender:Pin; Insert Arrangement:18-32 |
| SN74ABT273DB | OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR |
| SN54ABT273FK | OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR |
| SN54ABT273J | OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54ABT18502 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICE WITH 18-BIT REGISTERED BUS TRANSCEIVER |
| SN54ABT18502HV | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICE WITH 18-BIT REGISTERED BUS TRANSCEIVER |
| SN54ABT18504 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS |
| SN54ABT18504_08 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS |
| SN54ABT18504HV | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。