- 您現(xiàn)在的位置：買賣IC網 > PDF目錄378699 > SM8212 (Seiko NPC Corporation) POCSAG Decoder For Multiframe Pagers PDF資料下載
參數資料
| 型號： | SM8212 |
| 廠商： | Seiko NPC Corporation |
| 英文描述： | POCSAG Decoder For Multiframe Pagers |
| 中文描述： | POCSAG碼解碼器多幀尋呼機 |
| 文件頁數： | 1/32頁 |
| 文件大小： | 167K |
| 代理商： | SM8212 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
NIPPON PRECISION CIRCUITS INC.
NIPPON PRECISION CIRCUITS-1
OVERVIEW
The SM8212B is a POCSAG-standard (Post Office Code
Standardization Advisory Group) signal processor LSI,
which conforms to CCIR recommendation 584 concern-
ing standard international wireless calling codes.
The SM8212B supports call messages in either tone,
numerical or character outputs at signal speeds of 512,
1200 or 2400 bps. The signal input stage features a built-in
filter.
Each of the addresses (max. 8) can be assigned to any
frame, which also makes the device configurable for many
additional services. Each address can be independently set
ON/OFF.
Furthermore, built-in buffer memory means decoded
information can be fetched in sync with the microcon-
troller clock, thereby reducing the microcontroller CPU
time required.
Intermittent-duty method (battery saving (BS) method)
control signals, compatible with PLL operation, and
Molybdenum-gate CMOS structure makes possible the
construction of low-voltage operation, low power dissipa-
tion systems.
The SM8212B is available in 16-pin SSOPs.
FEATURES
- Conforms to POCSAG standard for pagers
- 512, 1200 or 2400 bps signal speed
- Multiframe compatible (each address individually
controllable)
- 8 addresses
×
4 sub-address (total of 32 addresses)
control
- Built-in buffer memory
- Supports tone, numeric or character call messages
- Built-in input signal filter, with filter ON/OFF and 4
selectable filter characteristics
- PLL-compatible battery saving method (BS1, BS2,
BS3 outputs)
- BS1 (RF control main output signal) 61-step setup
time setting
- BS3 (PLL setup signal) 61-step setup time setting
- BS2 (RF DC-level adjustment signal) before/during
reception selectable adjustment timing
- 1-bit and 2-bit burst error auto-correction function
- 25 to 75% duty factor signal coverage
- 8 rate error detection condition settings
- 76.8 kHz system clock (crystal oscillator)
- 76.8 or 38.4 kHz clock output pin
- Built-in oscillator capacitor and feedback resistor
- 2.0 to 3.5 V operating supply voltage
- Molybdenum-gate CMOS process realizes low power
dissipation
- 16-pin SSOP
PINOUTS
(16-pin SSOP)
PACKAGE DIMENSIONS
(Unit: mm)
16-pin SSOP (SM8212BM)
SM8212B
POCSAG Decoder For Multiframe Pagers
ATTN
SDI
SDO
SCK
AREA
RSTN
BS1
BS2
BS3
VDD
XVSS
XT
XTN
VSS
CLKO
SIGNAL
8
1
8
9
16
0.6TYP
6.8 0.3
0.8
0.36 0.1
0.4 0.2
0 10
0.15
- 0.05
0
1
4
6
相關PDF資料 |
PDF描述 |
|---|---|
| SM8212B | POCSAG Decoder For Multiframe Pagers |
| SM8213 | MINIATURE POWER RELAY |
| SM8213AM | POCSAG Decoder For Multiframe Pagers |
| SM8220 | Calling Number Identification Receiver IC |
| SM8221 | Calling Number Identification Receiver IC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SM8212B | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:POCSAG Decoder For Multiframe Pagers |
| SM8213 | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:POCSAG Decoder For Multiframe Pagers |
| SM8213AM | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:POCSAG Decoder For Multiframe Pagers |
| SM821C906ZAA | 制造商:AVX Corporation 功能描述:- Bulk |
| SM8220 | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:Calling Number Identification Receiver IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。