
SPRS581D – JUNE 2009 – REVISED MAY 2012
4.7.3
ADC Calibration
.................................................................................................
744.8
Multichannel Buffered Serial Port (McBSP) Module
..................................................................
754.9
Enhanced Controller Area Network (eCAN) Modules (eCAN-A and eCAN-B)
....................................
784.10
Serial Communications Interface (SCI) Modules (SCI-A, SCI-B, SCI-C)
..........................................
834.11
Serial Peripheral Interface (SPI) Module (SPI-A)
.....................................................................
864.12
Inter-Integrated Circuit (I2C)
.............................................................................................
894.13
GPIO MUX
.................................................................................................................
904.14
External Interface (XINTF)
...............................................................................................
975
Device Support
................................................................................................................. 99 6
Electrical Specifications
..................................................................................................... 99 6.1
Absolute Maximum Ratings
..............................................................................................
996.2
Recommended Operating Conditions
.................................................................................
1016.3
Electrical Characteristics
................................................................................................
1016.4
Current Consumption
....................................................................................................
1026.4.1
Reducing Current Consumption
.............................................................................
1036.4.2
Current Consumption Graphs
...............................................................................
1046.4.3
Thermal Design Considerations
.............................................................................
1056.5
Emulator Connection Without Signal Buffering for the DSP
.......................................................
1056.6
Timing Parameter Symbology
..........................................................................................
1076.6.1
General Notes on Timing Parameters
......................................................................
1076.6.2
Test Load Circuit
..............................................................................................
1076.6.3
Device Clock Table
...........................................................................................
1076.7
Clock Requirements and Characteristics
.............................................................................
1096.8
Power Sequencing
.......................................................................................................
1106.8.1
Power Management and Supervisory Circuit Solutions
..................................................
1106.9
General-Purpose Input/Output (GPIO)
................................................................................
1136.9.1
GPIO - Output Timing
........................................................................................
1136.9.2
GPIO - Input Timing
..........................................................................................
1146.9.3
Sampling Window Width for Input Signals
.................................................................
1156.9.4
Low-Power Mode Wakeup Timing
..........................................................................
1166.10
Enhanced Control Peripherals
.........................................................................................
1206.10.1
Enhanced Pulse Width Modulator (ePWM) Timing
.......................................................
1206.10.2
Trip-Zone Input Timing
.......................................................................................
1206.11
External Interrupt Timing
................................................................................................
1226.12
I2C Electrical Specification and Timing
...............................................................................
1236.13
Serial Peripheral Interface (SPI) Timing
..............................................................................
1236.13.1
Master Mode Timing
..........................................................................................
1236.13.2
SPI Slave Mode Timing
......................................................................................
1276.14
External Interface (XINTF) Timing
.....................................................................................
1306.14.1
USEREADY = 0
...............................................................................................
1306.14.2
Synchronous Mode (USEREADY = 1, READYMODE = 0)
.............................................
1316.14.3
Asynchronous Mode (USEREADY = 1, READYMODE = 1)
............................................
1316.14.4
XINTF Signal Alignment to XCLKOUT
.....................................................................
1336.14.5
External Interface Read Timing
.............................................................................
1346.14.6
External Interface Write Timing
.............................................................................
1356.14.7
External Interface Ready-on-Read Timing With One External Wait State
............................
1376.14.8
External Interface Ready-on-Write Timing With One External Wait State
.............................
1406.14.9
XHOLD and XHOLDA Timing
...............................................................................
1436.15
On-Chip Analog-to-Digital Converter
..................................................................................
1466.15.1
ADC Power-Up Control Bit Timing
..........................................................................
1476.15.2
Definitions
......................................................................................................
1486.15.3
Sequential Sampling Mode (Single-Channel) (SMODE = 0)
............................................
1496.15.4
Simultaneous Sampling Mode (Dual-Channel) (SMODE = 1)
..........................................
150Copyright 2009–2012, Texas Instruments Incorporated
Contents
3