- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄96819 > SK10E016PJ 10E SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC28 PDF資料下載
參數(shù)資料
| 型號(hào)： | SK10E016PJ |
| 元件分類： | 計(jì)數(shù)器 |
| 英文描述： | 10E SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁(yè)數(shù)： | 5/9頁(yè) |
| 文件大小： | 142K |
| 代理商： | SK10E016PJ |
5
www.semtech.com
HIGH-PERFORMANCE PRODUCTS
SK10/100E016
Revision 1/August 22, 2001
A single E016 can be used to divide by any ratio from 2
to 256 inclusive. If divide ratios of greater than 256
are needed, multiple E016s can be cascaded in a
manner similar to that already discussed. When E016s
are cascaded to build larger dividers, the TCLD pin will
no longer provide a means for loading on terminal count.
Because one does not want to reload the counters until
all of the devices in the chain have reached terminal
count, external gating of the TC* pins must be used for
multiple E016 divider chains.
Figure 6 shows a typical block diagram of a 32-bit divider
chain.
Once again, to maximize the frequency of
operation, EL01 OR gates were used.
For lower
frequency applications, a slower OR gate could replace
the EL01. Note that for a 16-bit divider, the OR function
feeding the PE* (program enable) input CANNOT be
placed by a wire OR tie as the TC* output of the least
significant E016 must also feed the CE* input of the
most significant E016. If the two TC* outputs were OR
tied, the cascaded count operation would not operate
properly.
Because, in the cascaded form, the PE*
feedback is external and requires external gating, the
maximum frequency of operation will be significantly less
than the same operation in a single device.
Maximizing E016 Count Frequency
The E016 device produces 9 fast transitioning single-
ended outputs, thus VCC noise can become significant
in situations where all of the outputs switch
simultaneously in the same direction. This VCC noise
can negatively impact the maximum frequency of
operation of the device. Since the device does not
need to have the Q outputs terminated to count properly,
it is recommended that if the outputs are not going to
be used in the rest of the system, they should be
terminated. Not terminating the unused outputs will
not only cut down the VCC noise generated, but will
also save in total system power dissipation. Following
these guidelines will allow designers to either be more
aggressive in their designs or provide them with an
extra margin to the published databook specifications.
Figure 5. Divide by 113 E016 Programmable Divider Waveforms
DIVIDE BY 113
CLOCK
PE*
TC*
LOAD
1001 0000
1001 0001
1111 1100
1111 1101
1111 1110
1111 1111
Application Information (continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SK10E151PJ | 10E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28 |
| SK10E445PJ | 10E SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC28 |
| SK100E445PJ | 100E SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC28 |
| SK10EL11WD | 10EL SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| SK10EL11WDT | 10EL SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SK10E016PJT | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:8-Bit Synchronous Binary Up Counter |
| SK10E111 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:1:9 Differential Clock Driver |
| SK10E111PJ | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:1:9 Differential Clock Driver |
| SK10E111PJT | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:1:9 Differential Clock Driver |
| SK10E116 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Quint Differential Line Receiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。