參數(shù)資料
型號(hào): SK10E016PJ
元件分類: 計(jì)數(shù)器
英文描述: 10E SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC28
封裝: PLASTIC, LCC-28
文件頁(yè)數(shù): 3/9頁(yè)
文件大?。?/td> 142K
代理商: SK10E016PJ
3
www.semtech.com
HIGH-PERFORMANCE PRODUCTS
SK10/100E016
Revision 1/August 22, 2001
n
o
i
t
c
n
u
F*
E
P*
E
CR
MD
L
C
TK
L
C4
P
-
7
P3
P2
P1
P0
P4
Q
-
7
Q3
Q2
Q1
Q0
QC
T
d
a
o
L
X
L
X
Z
HHH
L
H
L
H
t
n
u
o
C
H
L
Z
XXXXX
H
L
H
L
Z
XXXXX
H
LH
H
L
Z
XXXXX
H
HHHH
L
H
LLL
Z
H
LL
H
L
H
d
a
o
L
X
L
X
Z
HHH
L
H
L
H
d
l
o
H
L
X
Z
XXXXX
H
L
LH
H
L
X
Z
XXXXX
H
L
LH
n
O
d
a
o
L
H
L
HZ
H
L
HH
L
H
HH
L
H
l
a
n
i
m
r
e
T
H
L
HZ
H
L
HH
L
H
HHH
L
H
t
n
u
o
C
H
L
HZ
H
L
HH
L
H
HHHH
L
H
L
LH
ZH
LH
H
L
H
L
H
LH
H
L
H
Z
H
L
H
L
H
L
HHHH
H
L
LH
ZH
LH
H
L
H
L
H
t
e
s
e
R
X
H
XXXXXXX
L
LLLL
G
Function Table
Cascading Multiple E016 Devices
For applications which call for larger than 8-bit counters,
multiple E016s can be tied together to achieve very
wide bit width counters. The active low terminal count
(TC*) output and count enable input (CE*) greatly
facilitate the cascading of E016 devices. Two E016s
can be cascaded without the need for external gating;
however, for counters wider than 16 bits, external OR
gates are necessary for cascade implementations.
Figure 3 below illustrates the cascading of 4 E016s to
build a 32-bit high frequency counter. Note that the
E101 gates are used to OR the terminal count outputs
of the lower order E016s to control the counting
operation of the higher order bits. When the terminal
count of the preceding device (or devices) goes low
(the counter reaches an all 1s state), the more
significant E016 is set in its count mode and will count
one binary digit upon the next positive clock transition.
In addition, the preceding devices will also count one
bit, sending their terminal count outputs back to a high
state, disabling the count operation of the more
significant counters, and placing them back into hold
modes. Therefore, for an E016 in the chain to count,
all of the lower order terminal count outputs must
be in the low state. The bit width of the counter can
be increased or decreased by simply adding or
subtracting E016 devices from Figure 3 and
maintaining the logic pattern illustrated in the same
figure.
The maximum frequency of operation for the
cascaded counter chain is set by the propagation
delay of the TC* output, the necessary setup time
of the CE* input, and the propagation delay through
the OR gate controlling it (for 16-bit counters the
limitation is only the TC* propagation delay and the
CE* setup time). Figure 3 shows EL01 gates used
to control the count enable inputs; however, if the
frequency of operation is lower, a lower ECL OR gate
can be used. Using the worst case guarantees for
these parameters, the maximum count frequency
for a greater than 16-bit counter is 500 MHz, and
for a 16-bit counter is 625 MHz.
Note that this
assumes the trace delay between the TC* outputs
and the CE* inputs are negligible. If this is not the
case, estimates of these delays need to be added
to the calculations.
Application Information
相關(guān)PDF資料
PDF描述
SK10E151PJ 10E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28
SK10E445PJ 10E SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC28
SK100E445PJ 100E SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC28
SK10EL11WD 10EL SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
SK10EL11WDT 10EL SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SK10E016PJT 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:8-Bit Synchronous Binary Up Counter
SK10E111 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:1:9 Differential Clock Driver
SK10E111PJ 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:1:9 Differential Clock Driver
SK10E111PJT 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:1:9 Differential Clock Driver
SK10E116 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Quint Differential Line Receiver