- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄96818 > SK100EL131PJ 100E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28 PDF資料下載
參數(shù)資料
| 型號： | SK100EL131PJ |
| 元件分類： | 鎖存器 |
| 英文描述： | 100E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 1/4頁 |
| 文件大?。?/td> | 86K |
| 代理商： | SK100EL131PJ |
HIGH-PERFORMANCE PRODUCTS
1
www.semtech.com
Revision 1/August 22, 2001
SK10/100E131
4-Bit D Flip-Flop
Description
Features
Functional Block Diagram
The SK10E/100E131 is a Quad master-slave D-type flip-
flop with differential outputs.
Each flip-flop may be
clocked separately by holding Common Clock (CC) LOW
and using the Clock Enable (CE*) inputs for clocking.
Common clocking is achieved by holding the CE inputs
LOW and using CC to clock all four flip-flops. In this
case, the CE* inputs perform the function of controlling
the common clock to each flip-flop.
Individual asynchronous resets are provided (R).
Asynchronous set controls (S) are ganged together in
pairs, with the pairing chosen to reflect physical chip
symmetry.
Data enters the master when both CC and CE* are LOW,
and transfers to the slave when either CC or CE (or both)
go HIGH.
1100 MHz Minimum Toggle Frequency
Differential Outputs
Individual and Common Clocks
Individual Resets (asynchronous)
Paired Sets (asynchronous)
Extended 100E VEE Range of –4.2V to –5.5V
Internal 75K
W Input Pulldown Resistors
Fully Compatible with MC10/100E131
Specified Over Industrial Temperature Range:
–40oC to +85oC
ESD Protection of >4000V
Available in 28-pin PLCC Package
Q3
Q3*
S
D
Q
R
D3
CE3*
R3
S
D
Q
R
Q0
Q0*
D0
R0
CEO*
S
D
Q
R
Q1
Q1*
S
D
Q
R
Q2
Q2*
D2
CE2*
R2
D1
CE1
R1
CC
S12
S03
PIN Description
n
i
Pn
o
i
t
c
n
u
F
0
D-
3
D
*
0
E
C-
*
3
E
C
0
R-
3
R
C
2
1
S
,
3
0
S
0
Q-
3
Q
*
0
Q-
*
3
Q
s
t
u
p
n
I
a
t
a
D
)
l
a
u
d
i
v
i
d
n
i
(
s
e
l
b
a
n
E
k
c
o
l
C
s
t
e
s
e
R
k
c
o
l
C
n
o
m
o
C
)
d
e
r
i
a
p
(
s
t
e
S
s
t
u
p
t
u
O
e
u
r
T
s
t
u
p
t
u
O
g
n
i
t
r
e
v
n
I
Pin Names
Pinout
Q2*
Q2
VCC
Q1*
Q1
Q0*
Q0
CE3*
D3
S12
VEE
CC
S03
D0
CE0*
R0
D1
CE1*
R1
NC
VC
C0
R3
D2
CE2*
R2
VC
C0
Q3*
Q3
1
2
3
4
25
24
23
22
21
20
19
56
7
8
9
10
11
26
27
28
18
17
16
15
14
13
12
28 Lead PLCC
(Top View)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SK100EL14WDT | 100E SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| SK100EL31WU | 100EL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC |
| SK100EL32WD | 100EL SERIES, PRESCALER, PDSO8 |
| SK100EL33WD | 100EL SERIES, PRESCALER, PDSO8 |
| SK100EL34WD | 100EL SERIES, LOW SKEW CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SK100EL14W | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:1:5 Clock Distribution Chip |
| SK100EL14WD | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:1:5 Clock Distribution Chip |
| SK100EL14WDT | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:1:5 Clock Distribution Chip |
| SK100EL14WU | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:1:5 Clock Distribution Chip |
| SK100EL15W | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:1:4 Clock Distribution |
發(fā)布緊急采購，3分鐘左右您將得到回復。