Si5364
Rev. 2.5
11
CLKOUT Peak-Peak Jitter Generation
FEC[1:0] = 01, 10 (255/238, 238/255 Scal-
ing)
JGEN(PP)
12 kHz to 20 MHz
—
7.9
10.0
ps
50 kHz to 80 MHz
—
4.6
5.0
ps
FBW
BW = 3200 Hz
—
3200
—Hz
Wander/Jitter Transfer Peaking
JP
< 3200 Hz
—
0.0
0.05
dB
Wander/Jitter at 6400 Hz Bandwidth
(BWSEL[1:0] = 11)
JTOL(PP)
f=64 Hz
1000
—
—ns
f = 640 Hz
100
—
—ns
f = 6400 Hz
10
—
—ns
CLKOUT RMS Jitter Generation
FEC[1:0] = 00 (1/1 Scaling)
JGEN(RMS)
12 kHz to 20 MHz
—
1.03
1.4
ps
50 kHz to 80 MHz
—
0.38
0.5
ps
CLKOUT RMS Jitter Generation
FEC[1:0] = 01, 10 (255/238, 238/255 scal-
ing)
JGEN(RMS)
12 kHz to 20 MHz
—
1.01
1.4
ps
50 kHz to 80 MHz
—
0.45
0.6
ps
CLKOUT Peak-Peak Jitter Generation
FEC[1:0] = 00 (1/1 Scaling)
JGEN(PP)
12 kHz to 20 MHz
—
9.3
12.0
ps
50 kHz to 80 MHz
—
2.8
5.5
ps
CLKOUT Peak-Peak Jitter Generation
FEC[1:0] = 01, 10 (255/238, 238/255 scal-
ing)
JGEN(PP)
12 kHz to 20 MHz
—
7.1
12.0
ps
50 kHz to 80 MHz
—
3.0
5.5
ps
FBW
BW = 6400 Hz
—
6400
—Hz
Wander/Jitter Transfer Peaking
JP
< 6400 Hz
—
0.05
.1
dB
Acquisition Time
TAQ
RSTN/CAL high to
CAL_ACTV low, with valid
clock input and VALTIME = 0
—
195
350
ms
Clock Output Wander with
Temperature Gradient 1,2
CCO_TG
Stable Input Clock;
Temperature
Gradient < 10
°C/min;
800 Hz Loop BW
—
40
ps/
°C/
min
Initial Frequency Accuracy in Digital Hold
Mode (first 100 ms with supply voltage and
temperature held constant)
CDH_FA
Stable Input Clock
Selected until entering
Digital Hold
—
7.0
ppm
Clock Output Frequency Accuracy Over
Temperature in Digital Hold Mode
CDH_T
Constant Supply Voltage
—
16.2
30
ppm
/
°C
Clock Output Frequency Accuracy Over
Supply Voltage in Digital Hold Mode
CDH_V33
Constant Temperature
—
25
500
ppm
/V
Clock Output Phase Step
tPT_MTIE
During Clock Switching
1/1
–200
0
200
ps
Table 4. AC Characteristics (PLL Performance Characteristics) (Continued)
(VDD33 = 3.3 V ± 5%, TA = –20 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max Unit
Notes:
1.
Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.
2.
For reliable device operation, temperature gradients should be limited to 10 °C/min.
3.
Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms
of nanoseconds per millisecond. The equivalent ps/
μs unit is used here since the maximum phase transient magnitude
for the Si5364 (tPT_MTIE) never reaches one nanosecond.