JGEN(PP)<" />
參數(shù)資料
型號(hào): SI5364-H-GL
廠商: Silicon Laboratories Inc
文件頁數(shù): 3/38頁
文件大?。?/td> 0K
描述: IC CLOCK SONET/SDH PORT 99LFBGA
標(biāo)準(zhǔn)包裝: 168
系列: DSPLL®
類型: 時(shí)鐘發(fā)生器,扇出緩沖器(分配)
PLL:
輸入: 時(shí)鐘
輸出: CML
電路數(shù): 1
比率 - 輸入:輸出: 3:4
差分 - 輸入:輸出: 是/是
頻率 - 最大: 675MHz
除法器/乘法器: 無/是
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -20°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 99-LBGA
供應(yīng)商設(shè)備封裝: 99-BGA(11x11)
包裝: 托盤
Si5364
Rev. 2.5
11
CLKOUT Peak-Peak Jitter Generation
FEC[1:0] = 01, 10 (255/238, 238/255 Scal-
ing)
JGEN(PP)
12 kHz to 20 MHz
7.9
10.0
ps
50 kHz to 80 MHz
4.6
5.0
ps
Jitter Transfer Bandwidth (see Figure 9)
FBW
BW = 3200 Hz
3200
—Hz
Wander/Jitter Transfer Peaking
JP
< 3200 Hz
0.0
0.05
dB
Wander/Jitter at 6400 Hz Bandwidth
(BWSEL[1:0] = 11)
Jitter Tolerance (see Figure 8)
JTOL(PP)
f=64 Hz
1000
—ns
f = 640 Hz
100
—ns
f = 6400 Hz
10
—ns
CLKOUT RMS Jitter Generation
FEC[1:0] = 00 (1/1 Scaling)
JGEN(RMS)
12 kHz to 20 MHz
1.03
1.4
ps
50 kHz to 80 MHz
0.38
0.5
ps
CLKOUT RMS Jitter Generation
FEC[1:0] = 01, 10 (255/238, 238/255 scal-
ing)
JGEN(RMS)
12 kHz to 20 MHz
1.01
1.4
ps
50 kHz to 80 MHz
0.45
0.6
ps
CLKOUT Peak-Peak Jitter Generation
FEC[1:0] = 00 (1/1 Scaling)
JGEN(PP)
12 kHz to 20 MHz
9.3
12.0
ps
50 kHz to 80 MHz
2.8
5.5
ps
CLKOUT Peak-Peak Jitter Generation
FEC[1:0] = 01, 10 (255/238, 238/255 scal-
ing)
JGEN(PP)
12 kHz to 20 MHz
7.1
12.0
ps
50 kHz to 80 MHz
3.0
5.5
ps
Jitter Transfer Bandwidth (see Figure 9)
FBW
BW = 6400 Hz
6400
—Hz
Wander/Jitter Transfer Peaking
JP
< 6400 Hz
0.05
.1
dB
Acquisition Time
TAQ
RSTN/CAL high to
CAL_ACTV low, with valid
clock input and VALTIME = 0
195
350
ms
Clock Output Wander with
Temperature Gradient 1,2
CCO_TG
Stable Input Clock;
Temperature
Gradient < 10
°C/min;
800 Hz Loop BW
40
ps/
°C/
min
Initial Frequency Accuracy in Digital Hold
Mode (first 100 ms with supply voltage and
temperature held constant)
CDH_FA
Stable Input Clock
Selected until entering
Digital Hold
7.0
ppm
Clock Output Frequency Accuracy Over
Temperature in Digital Hold Mode
CDH_T
Constant Supply Voltage
16.2
30
ppm
/
°C
Clock Output Frequency Accuracy Over
Supply Voltage in Digital Hold Mode
CDH_V33
Constant Temperature
25
500
ppm
/V
Clock Output Phase Step
tPT_MTIE
During Clock Switching
1/1
–200
0
200
ps
Table 4. AC Characteristics (PLL Performance Characteristics) (Continued)
(VDD33 = 3.3 V ± 5%, TA = –20 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max Unit
Notes:
1.
Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.
2.
For reliable device operation, temperature gradients should be limited to 10 °C/min.
3.
Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms
of nanoseconds per millisecond. The equivalent ps/
μs unit is used here since the maximum phase transient magnitude
for the Si5364 (tPT_MTIE) never reaches one nanosecond.
相關(guān)PDF資料
PDF描述
VE-26H-MW-F4 CONVERTER MOD DC/DC 52V 100W
SI5321-H-GL IC CLOCK MULT SONET/SDH 63LFBGA
VE-JVJ-MZ-F3 CONVERTER MOD DC/DC 36V 25W
VE-26H-MW-F2 CONVERTER MOD DC/DC 52V 100W
VE-26H-MW-F1 CONVERTER MOD DC/DC 52V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Si5364-H-GLR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 SONET/SDH Precision 19MHz 155MHz 622MHz RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SI5365 制造商:SILABS 制造商全稱:SILABS 功能描述:PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER
Si5365/66-EVB 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Si5365/Si5366 EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
Si5365-B-GQ 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 PIN-PROGRAMMABLE CLK MULTIPLIER 5 OUTS RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SI5365-B-GQR 制造商:Silicon Laboratories Inc 功能描述: