- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9576 > SI5324C-C-GMR (Silicon Laboratories Inc)IC CLOCK MULT 2KHZ-346MHZ 36VQFN PDF資料下載
參數(shù)資料
| 型號(hào)： | SI5324C-C-GMR |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 13/72頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK MULT 2KHZ-346MHZ 36VQFN |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 系列： | DSPLL® |
| 類型： | 時(shí)鐘/頻率倍增器，抖動(dòng)衰減器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)（WAN），SONET/SDH/STM，視頻 |
| 輸入： | 時(shí)鐘 |
| 輸出： | CML，CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 346MHz |
| 電源電壓： | 1.71 V ~ 3.63 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 36-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 36-QFN（6x6） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
Si5324
20
Rev. 1.1
The Si5324 has two differential clock outputs. The
signal format of each clock output is independently
programmable to support LVPECL, LVDS, CML, or
CMOS loads. When configured for CMOS, four clock
outputs are available. If not required, the second clock
output can be powered down to minimize power
consumption. In addition, the phase of one output clock
may be adjusted in relation to the phase of the other
output clock. The resolution varies from 800 ps to 2.2 ns
depending on the PLL divider settings. The DSPLL
sim
software utility determines the phase offset resolution
for a given combination of input clock and multiplication
ratio. For system-level debugging, a bypass mode is
available which drives the output clock directly from the
input clock, bypassing the internal DSPLL. The device is
powered by a single 1.8, 2.5, or 3.3 V supply with best-
in-class PSNR.
3.1. External Reference
An external, high quality 38.88 MHz clock or a low-cost
114.285 MHz 3rd overtone crystal or external reference
is used as part of a fixed-frequency oscillator within the
DSPLL. This external reference is required for the
device
to
perform
jitter
attenuation.
Specific
recommendations can be found in the Family Reference
Manual.
In digital hold, the DSPLL remains locked and tracks the
external reference. Note that crystals can have
temperature sensitivities.
Due to the low bandwidth capabilities of this part, any
low-frequency wander or instability on the external
reference will transfer to the output clocks. To address
this issue, a stable external reference, TXCO, OCXO, or
thermally-isolated crystal is recommended.
For example, with a 20 ppm oscillator as the reference
on the XA/XB pins, temperature changes cause the
oscillator to change frequency slightly. Although the
Si5324 is locked to its input on CLKIN, it also uses the
XA/XB as a reference.
If there is a need to use a reference oscillator instead of
a crystal, Silicon Labs does not recommend using
MEMS
based oscillators.
Instead,
Silicon
Labs
recommends the Si530EB121M109DG, which is a very
low-jitter/wander, LVPECL, 2.5 V crystal oscillator. The
very low loop BW of the Si5324 means that it can be
susceptible to XAXB reference sources that have high
wander. Experience has shown that in spite of having
low jitter, some MEMs oscillators have high wander, and
these devices should be avoided. Contact Silicon Labs
for details.
3.2. Additional Documentation
Consult
the
Silicon
Laboratories
Any-Frequency
Precision Clock Family Reference Manual (FRM) for
detailed information about the Si5324. Additional design
support is available from Silicon Laboratories through
your distributor.
Silicon Laboratories offers a PC-based software utility
called DSPLL
sim to simplify device configuration,
including frequency planning and loop bandwidth
selection. The FRM and this utility can be downloaded
Settling Time Considerations for Si5324/27/69/74 Any-
Frequency Jitter Attenuating Clock ICs” for additional details)
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI5319B-C-GMR | IC CLOCK MULT/ATTENUATOR 36QFN |
| VE-B2M-MW-F2 | CONVERTER MOD DC/DC 10V 100W |
| VE-B2J-MW-F1 | CONVERTER MOD DC/DC 36V 100W |
| IDTQS3253S1G | IC MUX/DEMUX DUAL 4:1 16SOIC |
| IDT5T929-10NLGI | IC CLOCK GENERATOR PREC 28VFQFPN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Si5324D-C-GM | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 Prec.Clk Mult/Jitter Atten. 2kHz-150MHz RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SI5324D-C-GMR | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 Lo Loop BW Clk Multi Jitter Attn 2In/Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SI5324E-C-GM | 制造商:Silicon Laboratories Inc 功能描述:ANYRATE PRECISION CLOCK - Trays |
| Si5324-EVB | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Si5324 Evaluation Board RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| SI5325 | 制造商:SILABS 制造商全稱:SILABS 功能描述:Pin-Controlled 1_710 MHz Jitter Cleaning Clock |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。