參數(shù)資料
型號(hào)： SI5324C-C-GMR
廠商： Silicon Laboratories Inc
文件頁(yè)數(shù)： 11/72頁(yè)
文件大?。?/td> 0K
描述： IC CLOCK MULT 2KHZ-346MHZ 36VQFN
標(biāo)準(zhǔn)包裝： 250
系列： DSPLL®
類型： 時(shí)鐘/頻率倍增器，抖動(dòng)衰減器，多路復(fù)用器
PLL： 是
主要目的： 以太網(wǎng)（WAN），SONET/SDH/STM，視頻
輸入： 時(shí)鐘
輸出： CML，CMOS，LVDS，LVPECL
電路數(shù)： 1
比率 - 輸入:輸出： 2:2
差分 - 輸入:輸出： 是/是
頻率 - 最大： 346MHz
電源電壓： 1.71 V ~ 3.63 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 36-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 36-QFN（6x6）
包裝： 帶卷 (TR)
Si5324
Rev. 1.1
19
3. Functional Description
Figure 5. Si5324 Functional Block Diagram
The Si5324 is a low loop bandwidth, jitter-attenuating
clock multiplier for high performance applications. The
Si5324 accepts two input clocks ranging from 2 kHz to
710 MHz and generates two output clocks ranging from
2 kHz to 945 MHz and select frequencies to 1.4 GHz.
The Si5324 can also use its external reference as a
clock source for frequency synthesis. The device
provides virtually any frequency translation combination
across this operating range. Independent dividers are
available for each input clock and output clock, so the
Si5324 can accept input clocks at different frequencies
and it can generate output clocks at different
frequencies. The Si5324 input clock frequency and
clock multiplication ratio are programmable through an
I2C or SPI interface. Silicon Laboratories offers a PC-
based software utility, DSPLL
sim, that can be used to
determine the optimum PLL divider settings for a given
input frequency/clock multiplication ratio combination
that minimizes phase noise and power consumption.
This
utility
can
be
downloaded
from
http://www.silabs.com/timing.
The Si5324 is based on Silicon Laboratories' 3rd-
generation DSPLL technology, which provides any-
frequency synthesis and jitter attenuation in a highly
integrated PLL solution that eliminates the need for
external VCXO and loop filter components. The Si5324
PLL loop bandwidth is digitally programmable and
supports a range from 4 Hz to 525 Hz. A fast lock
feature is available to reduce lock times inherent with
low loop bandwidth PLLs. The DSPLL
sim software
utility can be used to calculate valid loop bandwidth
settings for a given input clock frequency/clock
multiplication ratio.
The Si5324 supports hitless switching between the two
synchronous input clocks in compliance with Telcordia
GR-253-CORE that greatly minimizes the propagation
of phase transients to the clock outputs during an input
clock transition (maximum 200 ps phase change).
Manual and automatic revertive and non-revertive input
clock switching options are available. The Si5324
monitors both input clocks for loss-of-signal (LOS) and
provides a LOS alarm when it detects missing pulses on
either input clock. The device monitors the lock status of
the PLL. The lock detect algorithm works by
continuously monitoring the phase of the input clock in
relation to the phase of the feedback clock. Due to the
low loop bandwidth of the part, the LOL indicator clears
before the loop fully settles (see “AN803: Lock and Settling
Time Considerations for Si5324/27/69/74 Any-Frequency
Jitter Attenuating Clock ICs” for additional details)
.
The Si5324 also monitors frequency offset alarms
(FOS), which indicate if an input clock is within a
specified frequency ppm accuracy relative to the
frequency of an XA/XB reference clock. Both Stratum
3/3E and SONET Minimum Clock (SMC) FOS
thresholds are supported.
The Si5324 provides a digital hold capability that allows
the device to continue generation of a stable output
clock when the selected input reference is lost. During
digital hold, the DSPLL generates an output frequency
based on a historical average frequency that existed a
fixed amount of time before the error event occurred,
eliminating the effects of phase and frequency
transients that may occur immediately preceding digital
hold.
DSPLL
Loss of Signal/
Frequency Offset
Xtal or Refclock
CKOUT2
CKIN1
CKOUT1
CKIN2
÷ N31
÷ N2
÷ NC1_LS
÷ NC2_LS
Skew Adjust
Signal Detect
Device Interrupt
VDD (1.8, 2.5, or 3.3 V)
GND
÷ N32
Loss of Lock
Clock Select
I2C/SPI Port
Control
Rate Select
÷N1_HS
Xtal/Refclock
相關(guān)PDF資料
PDF描述
SI5319B-C-GMR IC CLOCK MULT/ATTENUATOR 36QFN
VE-B2M-MW-F2 CONVERTER MOD DC/DC 10V 100W
VE-B2J-MW-F1 CONVERTER MOD DC/DC 36V 100W
IDTQS3253S1G IC MUX/DEMUX DUAL 4:1 16SOIC
IDT5T929-10NLGI IC CLOCK GENERATOR PREC 28VFQFPN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Si5324D-C-GM 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 Prec.Clk Mult/Jitter Atten. 2kHz-150MHz RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SI5324D-C-GMR 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 Lo Loop BW Clk Multi Jitter Attn 2In/Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SI5324E-C-GM 制造商:Silicon Laboratories Inc 功能描述:ANYRATE PRECISION CLOCK - Trays
Si5324-EVB 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Si5324 Evaluation Board RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
SI5325 制造商:SILABS 制造商全稱:SILABS 功能描述:Pin-Controlled 1_710 MHz Jitter Cleaning Clock
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*