參數(shù)資料
型號(hào): SI5323-C-GM
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 7/40頁(yè)
文件大?。?/td> 0K
描述: IC MULTIPLIER/ATTENUATOR 36-QFN
標(biāo)準(zhǔn)包裝: 490
系列: DSPLL®
類(lèi)型: 時(shí)鐘乘法器
PLL:
輸入: 時(shí)鐘
輸出: CML,CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 1.05GHz
除法器/乘法器: 無(wú)/是
電源電壓: 1.71 V ~ 3.63 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 36-VFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 36-QFN(6x6)
包裝: 托盤(pán)
Si5323
Rev. 1.0
15
3. Functional Description
The Si5323 is a jitter-attenuating precision clock
multiplier for high-speed communication systems,
including SONET OC-48/OC-192, Ethernet, and Fibre
Channel. The Si5323 accepts dual clock inputs ranging
from 8 kHz to 707 MHz and generates two frequency-
multiplied clock outputs ranging from 8 kHz to
1050 MHz. The two input clocks are at the same
frequency and the two output clocks are at the same
frequency. The input clock frequency and clock
multiplication ratio are selectable from a table of popular
SONET, Ethernet, and Fibre Channel rates. In addition
to providing clock multiplication in SONET and datacom
applications, the Si5323 supports SONET-to-datacom
frequency translations. Silicon Laboratories offers a PC-
based software utility, DSPLLsim, that can be used to
look up valid Si5323 frequency translations. This utility
can be downloaded from http://www.silabs.com/timing
(click on Documentation).
The Si5323 is based on Silicon Laboratories' 3rd-
generation DSPLL technology, which provides any-
frequency synthesis and jitter attenuation in a highly
integrated PLL solution that eliminates the need for
external VCXO and loop filter components. The Si5323
PLL loop bandwidth is selectable via the BWSEL[1:0]
pins and supports a range from 60 Hz to 8.4 kHz. The
DSPLLsim software utility can be used to calculate valid
loop bandwidth settings for a given input clock
frequency/clock multiplication ratio.
The Si5323 supports hitless switching between the two
input clocks in compliance with GR-253-CORE and GR-
1244-CORE that greatly minimizes the propagation of
phase transients to the clock outputs during an input
clock transition (<200 ps typ). Manual and automatic
revertive and non-revertive input clock switching options
are available via the AUTOSEL input pin. The Si5323
monitors both input clocks for loss-of-signal and
provides a LOS alarm when it detects missing pulses on
either input clock. The device monitors the lock status of
the PLL. The lock detect algorithm works by
continuously monitoring the phase of the input clock in
relation to the phase of the feedback clock.
The Si5323 provides a digital hold capability that allows
the device to continue generation of a stable output
clock when the selected input reference is lost. During
digital hold, the DSPLL generates an output frequency
based on a historical average that existed a fixed
amount of time before the error event occurred,
eliminating the effects of phase and frequency
transients that may occur immediately preceding digital
hold.
The Si5323 has two differential clock outputs. The
electrical format of the clock outputs is programmable to
support LVPECL, LVDS, CML, or CMOS loads. If not
required, the second clock output can be powered down
to minimize power consumption. The phase difference
between the selected input clock and the output clocks
is adjustable in 200 ps increments for system skew
control. For system-level debugging, a bypass mode is
available which drives the output clock directly from the
input clock, bypassing the internal DSPLL. The device is
powered by a single 1.8, 2.5, or 3.3 V supply.
3.1. External Reference
An
external,
38.88 MHz
clock
or
a
low-cost
114.285 MHz 3rd overtone crystal is used as part of a
fixed-frequency oscillator within the DSPLL. This
external reference is required for the device to perform
jitter attenuation. Silicon Laboratories recommends
using a high-quality crystal. Specific recommendations
may be found in the Any-Frequency Precision Clock
Family Reference Manual. An external clock from a high
quality OCXO or TCXO can also be used as a reference
for the device.
In digital hold, the DSPLL remains locked to this
external reference. Any changes in the frequency of this
reference when the DSPLL is in digital hold will be
tracked by the output of the device. Note that crystals
can have temperature sensitivities.
3.2. Further Documentation
Consult
the
Silicon
Laboratories
Any-Frequency
Precision Clock Family Reference Manual (FRM) for
detailed information about the Si5323. Additional design
support is available from Silicon Laboratories through
your distributor.
Silicon Laboratories has developed a PC-based
software utility called DSPLLsim to simplify device
configuration, including frequency planning and loop
bandwidth selection. The FRM and this utility can be
downloaded from http://www.silabs.com/timing (click on
Documentation).
相關(guān)PDF資料
PDF描述
VE-B41-MY-F3 CONVERTER MOD DC/DC 12V 50W
VE-B1Z-MY-F1 CONVERTER MOD DC/DC 2V 20W
VE-B1Z-MX-F4 CONVERTER MOD DC/DC 2V 30W
VE-B1Z-MW-F1 CONVERTER MOD DC/DC 2V 40W
VE-B1Y-MY-F4 CONVERTER MOD DC/DC 3.3V 33W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5323-C-GMR 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 Pin-Ctrl Clk Xplier Jitter Attn 2In/Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SI5323-EVB 制造商:Silicon Laboratories Inc 功能描述:
SI5324 制造商:SILABS 制造商全稱(chēng):SILABS 功能描述:Pin-Controlled 1_710 MHz Jitter Cleaning Clock
Si5324A-C-GM 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 Prec.Clk Mult/Jitter Atten. 2kHz-1.4 GHz RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SI5324A-C-GMR 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 Lo Loop BW Clk Multi Jitter Attn 2In/Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel