參數(shù)資料
型號: SI5311
廠商: Electronic Theatre Controls, Inc.
英文描述: PRECISION HIGH SPEED CLOCK MULTIPLIER/REGENERATOR IC
中文描述: 精密高速時鐘倍頻/再生器集成電路
文件頁數(shù): 1/24頁
文件大?。?/td> 513K
代理商: SI5311
Preliminary Rev. 0.6 6/01
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Copyright 2001 by Silicon Laboratories
Si5311-DS06
Si5311
P
RECISION
H
IGH
S
PEED
C
LOCK
M
ULTIPLIER
/R
EGENERATOR
IC
Features
Complete precision high speed clock multiplier and regenerator device:
Applications
Description
The Si5311 is a fully integrated high-speed clock multiplier and clock
regenerator IC. The clock multiplier generates an output clock that is an
integer multiple of the input clock. When the clock multiplier is operating in
either the 150–167 MHz range or the 600–668 MHz range, the clock
regenerator operates simultaneously. The clock regenerator creates a
“clean” version of the input clock by using the clock synthesis phase-
locked loop (PLL) to remove unwanted jitter and square up the input
clock’s rising and falling edges. The Si5311 uses Silicon Laboratories
patented DSPLL
architecture to achieve superior jitter performance while
eliminating the analog loop filter found in traditional PLL designs.
The Si5311 represents a new standard in low jitter, small size, low power,
and ease-of-use for high speed clock devices. It operates from a single
2.5 V supply over the industrial temperature range (–40°C to 85°C).
Functional Block Diagram
!
Performs Clock Multiplication to
One of Four Frequency Ranges:
150–167 MHz, 600–668 MHz,
1.2–1.33 GHz, or 2.4–2.67 GHz
!
Jitter Generation as low as
0.5 ps
RMS
for 622 MHz Output
!
Accepts Input Clock from
9.4–668 MHz
!
Regenerates a “Clean”, Jitter-
Attenuated Version of Input
Clock
!
DSPLL Technology Provides
Superior Jitter Performance
!
Small Footprint: 4 mm x 4 mm
!
Low Power: 310 mW typical
!
SONET/SDH Systems
!
Terabit Routers
!
Digital Cross Connects
!
Optical Transceiver Modules
!
Gigabit Ethernet Systems
!
Hybrid VCO Modules
DSPLL
TM
Phase-Locked
Loop
BUF
BUF
CLKIN+
CLKIN–
2
M ULTSEL1–0
REFCLK+
REFCLK–
2
2
2
LOL
M ULTOUT+
M ULTOUT–
CLKOUT+
CLKOUT–
Bias Gen
REXT
BUF
Calibration
Regeneration
PW RDN/CAL
2
Ordering Information:
See page 22.
Pin Assignments
Si5311
1
2
3
4
5
6
7
8
9
13
14
15
16
REXT
VDD
GND
REFCLK+
REFCLK–
PWRDN/CAL
VDD
CLKOUT+
CLKOUT–
VDD
12
11
10
GND
Pad
17
18
19
20
M
M
G
M
M
L
V
G
C
Top View
P
RELIMINARY
D
ATA
S
HEET
相關(guān)PDF資料
PDF描述
SI5311-BM BAIL MOUNT/100 BULK PKG
SI5312-H(B) IRED
SI5312-H IRED
SI5312-HB IRED
SI5313-C(B) IRED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI53112-A00AGM 功能描述:IC BUFFER ZDB PCIE 1:12 64-QFN 制造商:silicon labs 系列:- 包裝:托盤 零件狀態(tài):有效 PLL:是 主要用途:Intel QPI,PCI Express(PCIe) 輸入:時鐘 輸出:HCSL 電路數(shù):1 比率 - 輸入:輸出:1:12 差分 - 輸入:輸出:是/是 頻率 - 最大值:133.33MHz 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-VFQFN 裸露焊盤 供應(yīng)商器件封裝:64-QFN(9x9) 標(biāo)準(zhǔn)包裝:260
SI53112-EK 功能描述:Si53112 - Timing, Clock Buffer Evaluation Board 制造商:silicon labs 系列:- 零件狀態(tài):有效 主要用途:計時,時鐘緩沖器 嵌入式:- 使用的 IC/零件:Si53112 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1
SI53115-A01AGM 功能描述:IC BUFFER ZDB PCIE 1:15 64-QFN 制造商:silicon labs 系列:- 包裝:托盤 零件狀態(tài):有效 PLL:是 主要用途:Intel QPI,PCI Express(PCIe) 輸入:時鐘 輸出:HCSL 電路數(shù):1 比率 - 輸入:輸出:1:15 差分 - 輸入:輸出:是/是 頻率 - 最大值:133.33MHz 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-QFN(9x9) 標(biāo)準(zhǔn)包裝:260
SI53119-A01AGM 功能描述:IC BUFFER ZDB PCIE 1:19 72-QFN 制造商:silicon labs 系列:- 包裝:托盤 零件狀態(tài):有效 PLL:是 主要用途:Intel QPI,PCI Express(PCIe) 輸入:時鐘 輸出:HCSL 電路數(shù):1 比率 - 輸入:輸出:1:19 差分 - 輸入:輸出:是/是 頻率 - 最大值:133.33MHz 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤 供應(yīng)商器件封裝:72-QFN(10x10) 標(biāo)準(zhǔn)包裝:168
SI53119-EK 功能描述:Si53119 - Timing, Clock Buffer Evaluation Board 制造商:silicon labs 系列:- 零件狀態(tài):有效 主要用途:計時,時鐘緩沖器 嵌入式:- 使用的 IC/零件:Si53119 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1