- 您現(xiàn)在的位置：買賣IC網 > PDF目錄16215 > SI3232PPT0-EVB (Silicon Laboratories Inc)BOARD EVAL W/SI3200 INTERFACE PDF資料下載
參數資料
| 型號： | SI3232PPT0-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數： | 70/128頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL W/SI3200 INTERFACE |
| 標準包裝： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | Si3232 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Si3232
46
Preliminary Rev. 0.96
Not
Recommended
fo
r N
ew
D
esi
gn
s
Figure 23. Wink Function with Programmable Ramp Rate
4.13. Two-Wire Impedance Synthesis
Two-wire impedance synthesis is performed on-chip to
optimally match the output impedance of the Si3232 to
the impedance of the subscriber loop, thus minimizing
the receive path signal reflected back onto the transmit
path. The Si3232 provides on-chip selectable analog
two-wire impedances to meet return loss requirements.
The subscriber loop varies with any series impedance
due to protection devices placed between the Si3200
outputs and the TIP/RING pair according to the
following equation:
Where:
ZT is the termination impedance presented
to the TIP/RING pair
RPROT is the series resistance caused by
protection devices
RA is the analog portion of the selected
impedance
Therefore, the user must also consider the value of
RPROT
when
programming
the
on-chip
analog
impedance.
The Si3232’s analog impedance synthesis scheme is
sufficient for many short loop applications. If a unique
complex ac impedance is required, the Si3232’s
impedance scheme must be augmented or replaced by
a DSP-based impedance generator. To turn off the
analog impedance coefficients (RS, ZP, and ZZ), set the
ZSDIS bit of the ZZ register to 0.
Figure 24. Two-Wire Impedance Simplified
Circuit
4.13.1. Transhybrid Balance Filter
The Si3232 is intended to be used with DSP-based
codecs that provide the transhybrid balance function.
No transhybrid capability exists in the Si3232.
4.13.2. Pulse Metering Generation
The Si3232 offers an internal tone generator suitable for
generating tones above the audio frequency band. This
oscillator is provided for the generation of billing tones
which are typically 12 kHz or 16 kHz. The equations for
calculating the pulse metering coefficients are as
follows:
Coeff = cos (2
f/64000 Hz)
PMFREQ = coeff (214 – 1)
V
TIP/RING (V)
0
-10
-20
-30
-40
-50
Time (ms)
50
40
30
20
10
60
70
80
0
2V/125 s slope
set by RAMP bit
Set VOCZERO bit to 1
Set VOCZERO bit to 0
V
cm
V
ov
V
oc
V
TIP
V
BAT
V
RING
Z
T
2R
PROT
R
A
+
=
Si3232
Z
T
Z
L
R
PROT
R
PROT
Si32
00
TIP
RING
相關PDF資料 |
PDF描述 |
|---|---|
| UPZW6101MHD | CAP ALUM 100UF 420V 20% RADIAL |
| SI3232DC0-EVB | DAUGHTER CARD W/SI3200 INTERFACE |
| UPZ2D391MHD | CAP ALUM 390UF 200V 20% RADIAL |
| SI3230PPQX-EVB | BOARD EVAL W/DISCRETE INTERFACE |
| M3UFK-1636R | IDC CABLE - MKS16K/MC16M/MCF16K |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SI3232PPTX-EVB | 功能描述:音頻 IC 開發(fā)工具 Si3232 EVAL BOARD RoHS:否 制造商:Texas Instruments 產品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| SI3232-X-FQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING |
| SI3232-X-GQ | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING |
| SI3233 | 制造商:SILABS 制造商全稱:SILABS 功能描述:PROSLIC㈢ PROGRAMMABLE CMOS SLIC WITH RINGING/BATTERY VOLTAGE GENERATION |
| Si3233-C-FM | 功能描述:射頻無線雜項 Single-Chan SLIC RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。