參數資料
型號: SI3016-F-FS
廠商: Silicon Laboratories Inc
文件頁數: 14/50頁
文件大小: 0K
描述: IC LINE-SIDE DAA 16SOIC
標準包裝: 48
數據格式: V.90
電源電壓: 3.3V,5V
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.154",3.90mm 寬)
供應商設備封裝: 16-SOIC N
包裝: 管件
Si3016
Rev. 1.0
21
In systems where the caller ID data is passed on the
phone line between the first and second rings, the
following method should be utilized to capture the caller
ID data:
1. After identifying a ring signal using one of the
methods described in "4.11. Ring Detection" on page
18, determine when the first ring has completed.
2. Set the OFF/SQL2 bit.This bit resets the ac coupling
network on the ring input in preparation for the caller
ID data. This bit should not be cleared until after the
caller ID data has been received.
3. Assert the MODE bit and then the ONHM bit. This
enables the lower current caller ID ADC.
4. The low-power ADC (which is powered from the
system chip, allowing for approximately 7 A current
draw from the line) then digitizes the caller ID data
passed across the RNG 1/2 pins and presents the
data to the DSP via the SDO signal internal to the
integrated system-side module.
5. Clear the ONHM, MODE, and OFF/SQL2 bits after
the caller ID data has been received but prior to the
start of the second ring.
In systems where the caller ID data is preceded by a
line polarity (battery) reversal, the following method
should be used to capture the caller ID data:
1. Enable full wave rectified ring detection with the
RFWE bit.
2. Monitor the RDTP and RDTN register bits to identify
whether a polarity reversal or a ring signal has
occurred. A polarity reversal will trip either the RDTP
or RDTN ring detection bits, and thus the full-wave
ring detector must be used to distinguish a polarity
reversal from a ring. The lowest specified ring
frequency is 15 Hz; therefore, if a battery reversal
occurs, the DSP should wait a minimum of 40 ms to
verify that the event observed is a battery reversal
and not a ring signal. This time is greater than half
the period of the longest ring signal. If another edge
is detected during this 40 ms pause, this event is
characterized as a ring signal and not a battery
reversal.
3. Once the signal has been identified as a battery
reversal, the ac coupling network on the ring input
must be reset in preparation for the caller ID data.
Set the OFF/SLQ2 bit. This bit should not be cleared
until after the caller ID data has been received.
4. Assert the MODE bit and then the ONHM bit. This
enables the lower current caller ID ADC.
5. The low-power ADC (which is powered from the
system chip, allowing for approximately 7 A current
draw from the line) then digitizes the caller ID data
passed across the RNG 1/2 pins and presents the
data to the DSP via the SDO signal internal to the
system-side module.
6. Clear the ONHM, MODE, and OFF/SLQ2 bits after
the caller ID data has been received but prior to the
start of the second ring.
4.18.2. Type II Caller ID
Type II Caller ID sends the CID data while the DAA is
off-hook. This mode is often referred to as caller ID/
call waiting (CID/CW). To receive the CID data while off-
hook, the following procedure should be used (also see
1. The Caller Alert Signal (CAS) tone is sent from the
Central Office (CO) and is digitized along with the
line data. The host processor must detect the
presence of this tone.
2. The DAA must then check to see if there is another
parallel device on the same line. This is
accomplished by briefly going on-hook, measuring
the line voltage, and then returning to an off-hook
state.
a. Set the CALD bit to 1. This disables the
calibration that automatically occurs when going
off-hook.
b. With the OH bit set to 1 and the ONHM bit set to
0, set the MODE bit to 1. This forces the DAA to
go on-hook and disables the off-hook counter
that is normally enabled when going back off-
hook.
c. Read the LVCS bits to determine the state of the
line.
d. If the LVCS bits read the typical on-hook line
voltage, there are no parallel devices active on
the line, and CID data reception can be
continued.
e. If the LVCS bits read well below the typical on-
hook line voltage, then there are one or more
devices present and active on the same line that
are not compliant with Type II CID. CID data
reception should not be continued.
f. Set the MODE bit to 0 to return to an off-hook
state.
3. Immediately after returning to an off-hook state, the
ONHM bit must be set and left enabled for at least
30 ms. This allows the line voltage to settle before
transmitting or receiving any data. After 30 ms, the
ONHM bit should be disabled to allow normal data
transmission and reception.
相關PDF資料
PDF描述
PIC16C62A/JW IC MCU EPROM 2KX14 PWM 28CDIP
PIC14000/JW IC MCU OTP 4KX14 A/D 28CDIP
PIC16C622/JW IC MCU EPROM 2KX14 COMP 18CDIP
PIC16C55-RCE/P IC MCU OTP 512X12 28DIP
PIC16C54A/JW IC MCU EPROM 512X12 18CDIP
相關代理商/技術參數
參數描述
SI3016-F-FSR 功能描述:電信線路管理 IC Line-Side device Processor Integrated RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3016-F-KS 制造商:Silicon Laboratories Inc 功能描述:
SI3016-F-KSR 制造商:Silicon Laboratories Inc 功能描述:
SI3016-FS 功能描述:IC LINE-SIDE DAA 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 調制解調器 - IC 和模塊 系列:- 標準包裝:25 系列:- 數據格式:V.21,V.22,V.23,V.29,V.32,V.34,V.90,V.92,Bell 103,Bell 212A 波特率:33.6k 電源電壓:3.3V 安裝類型:- 封裝/外殼:- 供應商設備封裝:- 包裝:托盤 配用:591-1013-ND - KIT DEV SOCKETMODEM PARALLEL591-1009-ND - KIT DEV SRL SOCKETMODEM UNIVERSL 其它名稱:MT5656SMI-P-V-34.R2-SPMT5656SMI-P-V-34.R2-SP-NDQ4711574
SI3016-FSR 功能描述:IC LINE-SIDE DAA 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 調制解調器 - IC 和模塊 系列:- 標準包裝:25 系列:- 數據格式:V.21,V.22,V.23,V.29,V.32,V.34,V.90,V.92,Bell 103,Bell 212A 波特率:33.6k 電源電壓:3.3V 安裝類型:- 封裝/外殼:- 供應商設備封裝:- 包裝:托盤 配用:591-1013-ND - KIT DEV SOCKETMODEM PARALLEL591-1009-ND - KIT DEV SRL SOCKETMODEM UNIVERSL 其它名稱:MT5656SMI-P-V-34.R2-SPMT5656SMI-P-V-34.R2-SP-NDQ4711574