- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373394 > SI3014-KS (Electronic Theatre Controls, Inc.) 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT PDF資料下載
參數(shù)資料
| 型號： | SI3014-KS |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| 中文描述： | 3.3伏催化裂化/ JATE直接訪問安排 |
| 文件頁數(shù)： | 33/54頁 |
| 文件大?。?/td> | 1407K |
| 代理商： | SI3014-KS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Si3035
Rev. 1.2
33
digital test waveform on SDI. This data is passed across
the isolation barrier, looped from the TX to the RX pin,
passed back across the isolation barrier, and presented
to the data pump on SDO. To enable this mode, clear
the HBE bit of Register 2.
Clearing the HBE bit will cause a DC offset which
affects the signal swing of the transmit signal. In this test
mode, it is recommended that the transmit signal be
12 dB lower than normal transmit levels. This lower
level will eliminate clipping caused by the DC offset
which results from disabling the hybrid. It is assumed in
this test that the line AC impedance is nominally 600
.
Note:
All test modes are mutually exclusive. If more than one
test mode is enabled concurrently, the results are
unpredictable.
Exception Handling
The Si3035 provides several mechanisms to determine
if an error occurs during operation. Through the
secondary frames of the serial link, the controlling DSP
can read several status bits. The bit of highest
importance is the frame detect bit (FDT, Register 12,
bit 6). This bit indicates that the DSP-side (Si3021) and
line-side (Si3012) devices are communicating. During
normal operation, the FDT bit can be checked before
reading any bits that indicate information about the line
side. If FDT is not set, the following bits related to the
line-side are invalid: RDT, LCS, CBID, and REVB. The
RGDT operation will also be non-functional.
Following power-up and reset, the FDT bit is not set
because the PDL bit (Register 6, bit 4) defaults to 1. In
this state, the ISOcap link is not operating and no
information about the line-side can be determined. The
user must program the clock generator to a valid
configuration for the system and clear the PDL bit to
activate the ISOcap link. While the Si3021 and Si3012
are establishing communication, the Si3035 will not
generate FSYNC signals. Establishing communication
will take less than 10 ms. Therefore, if the controlling
DSP serial interface is interrupt driven, based on the
FSYNC signal, the controlling DSP does not require a
special delay loop to wait for this event to complete.
The FDT bit can also indicate if the line-side executes
an off-hook request successfully. If the line-side is not
connected to a phone line (i.e., the user fails to connect
a phone line to the modem), the FDT bit remains
cleared. The controlling DSP must allow sufficient time
for the line-side to execute the off-hook request. The
maximum time for FDT to be valid following an off-hook
request is 10 ms. At this time, the LCS bits indicate the
amount of loop current flowing. For more information,
see “Loop Current Monitor” on page 25. If the FDT bit
fails to be set following an off-hook request, the line-side
chip must be reset. This is accomplished by setting the
PDL bit for at least 1 ms.
Another useful bit is the communication link error (CLE)
bit (Register 12, bit 7). The CLE bit indicates a time-out
error for the ISOcap link following a change to either
PLL1 or PLL2. For more information, see “Clock
Generation Subsystem” on page 20. When the CLE bit
is set, the DSP-side chip has failed to receive
verification from the line side that the clock change has
been accepted in an expected period of time (less than
10 ms). This condition indicates a severe error in
programming the clock generator or possibly a defective
line-side chip.
相關PDF資料 |
PDF描述 |
|---|---|
| SI3014-KT | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3015-BS | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3015-KS | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3021 | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3021-BS | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SI3014-KSR | 制造商:Silicon Laboratories Inc 功能描述: |
| SI3014-KT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GLOBAL MC 97 SILICON DAA |
| SI3015 | 制造商:SILABS 制造商全稱:SILABS 功能描述:V.22BIS ISOMODEM CHIPSET WITH ERROR CORRECTION |
| SI3015-BS | 功能描述:電信線路管理 IC CONTACT SILICON LABS FOR AVAILABILITY RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3015-BSR | 功能描述:電信線路管理 IC CONTACT SILICON LABS FOR AVAILABILITY RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。