- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376340 > SCF5250VM120 (Motorola, Inc.) SCF5250 Integrated ColdFire Microprocessor PDF資料下載
參數(shù)資料
| 型號： | SCF5250VM120 |
| 廠商： | Motorola, Inc. |
| 英文描述： | SCF5250 Integrated ColdFire Microprocessor |
| 中文描述： | SCF5250提供了集成的ColdFire微處理器 |
| 文件頁數(shù)： | 14/48頁 |
| 文件大小： | 767K |
| 代理商： | SCF5250VM120 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
SCF5250 Integrated ColdFire Microprocessor Data Sheet, Rev. 1.1
Signal Descriptions
Freescale Semiconductor
14
4.5
Chip Selects
There are three chip select outputs on the SCF5250 device. CS0/CS4 and CS1/QSPI_CS3/GPIO28 and
CS2 which is associated with the IDE interface read and write strobes - IDE-DIOR and IDE-DIOW.
CS0 and CS4 are multiplexed. The SCF5250 has the option to boot from an internal Boot Rom.
The function of the CS0/CS4 pin is determined by the boot mode. When the device is booted from internal
ROM, the internal ROM is accessed with CS0 (required for boot) and the CS0/CS4 pin is driven by CS4.
When the device is booted from external ROM / Flash, the CS0/CS4 pin is driven by CS0 and the internal
ROM is disabled.
The active low chip selects can be used to access asynchronous memories. The interface is glueless.
4.6
ISA bus
The SCF5250 supports an ISA bus. Using the ISA bus protocol, reads and writes for one ISA bus
peripheral is possible. IDE-DIOR/GPIO31 and IDE-DIOW/GPIO32 are the read and write strobe. The
peripheral can insert wait states by pulling IDE-IORDY/GPIO33.
CS2 is associated with the IDE-DIOR and IDE-DIOW.
4.7
Bus Buffer Signals
As the SCF5250 has a complicated slave bus, which allows SDRAM, asynchronous memories, and ISA
peripherals on the bus, it may become necessary to introduce a buffer on the bus in certain applications.
The SCF5250 has a glueless interface to steer these bus buffers with two bus buffer output signals
BUFENB1/GPIO29 and BUFENB2/GPIO30.
4.8
There are two I
2
C interfaces on this device.
The I
2
C module acts as a two-wire, bidirectional serial interface between the SCF5250 processor and
peripherals with an I
2
C interface (e.g., LED controller, A-to-D converter, D-to-A converter). When
I
2
C Module Signals
Synchronous DRAM Chip Enable
The SD_CS0/GPIO60 active-low output signal is used during
synchronous mode to route directly to the chip select of a SDRAM
device.
Synchronous DRAM UDQM and LQDM
signals
The DRAM byte enables UDMQ and LDQM are driven by the
SDUDQM/GPO53 and SDLDQM/GPO52 byte enable outputs.
Synchronous DRAM clock
The DRAM clock is driven by the BCLK/GPIO40 signal
Synchronous DRAM Clock Enable
The BCLKE active high output signal is used during synchronous mode
to route directly to the SCKE signal of external SDRAMs. This signal
provides the clock enable to the SDRAM.
Table 4. SDRAM Controller Signals (continued)
SDRAM Signal
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SCM20014 | VGA Digital Image Sensor(VGA數(shù)字圖像傳感器) |
| SCM6323ATS10A | 64K x 16 Bit 3.3 V Asynchronous Fast Static RAM |
| SCM6323AYJ10A | 64K x 16 Bit 3.3 V Asynchronous Fast Static RAM |
| SCM6323AYJ10AR | 64K x 16 Bit 3.3 V Asynchronous Fast Static RAM |
| SCM6323AYJ12A | 64K x 16 Bit 3.3 V Asynchronous Fast Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SCF5251VM | 制造商:Freescale Semiconductor 功能描述: |
| SCF54417M0CMJ250 | 制造商:Freescale Semiconductor 功能描述:COLDFIREV4M CORE - Bulk |
| SCF5740 | 功能描述:LED 顯示器和配件 5x7 Red 0.27" 4-CHARACTER RoHS:否 制造商:Avago Technologies 顯示器類型:7 Segment 數(shù)位數(shù)量:2 字符大小:7.8 mm x 14.22 mm 照明顏色:Red 波長:628 nm 共用管腳:Common Anode 工作電壓:2.05 V 工作電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 35 C 封裝:Tube |
| SCF5741 | 制造商:OSRAM 功能描述: |
| SCF5742 | 功能描述:LED 顯示器和配件 5x7 Hi-Eff Red 0.27" 4-CHARACTER RoHS:否 制造商:Avago Technologies 顯示器類型:7 Segment 數(shù)位數(shù)量:2 字符大小:7.8 mm x 14.22 mm 照明顏色:Red 波長:628 nm 共用管腳:Common Anode 工作電壓:2.05 V 工作電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 35 C 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。