SCF5250 Data Sheet: Technical Data, Rev. 1.3 Freescale Se" />
參數(shù)資料
型號： SCF5250CAG120
廠商： Freescale Semiconductor
文件頁數(shù)： 5/56頁
文件大?。?/td> 0K
描述： IC MPU COLDFIRE 120MHZ 144-QFP
標(biāo)準(zhǔn)包裝： 60
系列： SCF52xx
核心處理器： Coldfire V2
芯體尺寸： 32-位
速度： 120MHz
連通性： EBI/EMI，I²C，IDE，MMC，SPI，UART/USART
外圍設(shè)備： DMA，I²S，POR，串行音頻，WDT
輸入/輸出數(shù)： 57
程序存儲器類型： ROMless
RAM 容量： 128K x 8
電壓 - 電源 (Vcc/Vdd)： 1.08 V ~ 1.32 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 6x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 144-LQFP
包裝： 托盤
SCF5250 Data Sheet: Technical Data, Rev. 1.3
Freescale Semiconductor
13
3.2.2
Read-Write Control
This signal indicates during any bus cycle whether a read or write is in progress. A low is write cycle and
a high is a read cycle.
3.2.3
Output Enable
The OE signal is intended to be connected to the output enable of asynchronous memories connected to
chip selects. During bus read cycles, the ColdFire processor will drive OE low.
3.2.4
Data Bus
The data bus (D[31:16]) is bi-directional and non-multiplexed. Data is registered by the SCF5250 on the
rising clock edge. The data bus uses a default configuration if none of the chip-selects or DRAM bank
match the address decode. All 16 bits of the data bus are driven during writes, regardless of port width or
operand size.
3.2.5
Transfer Acknowledge
The TA/GPIO12 pin is the transfer acknowledge signal.
3.3
SDRAM Controller Signals
The following SDRAM signals provide a glueless interface to external SDRAM. An SDRAM width of 16
bits is supported and can access as much as 32MB of memory. ADRAMs are not supported.
Table 3. SDRAM Controller Signals
SDRAM Signal
Description
Synchronous DRAM row address strobe
The SDRAS/GPIO59 active low pin provides a seamless interface to the RAS input
on synchronous DRAM
Synchronous DRAM Column Address
Strobe
The SDCAS/GPIO39 active low pin provides a seamless interface to CAS input on
synchronous DRAM.
Synchronous DRAM Write
The SDWE/GPIO38 active-low pin is asserted to signify that a SDRAM write cycle
is underway. This pin outputs logic ‘1’ during read bus cycles.
Synchronous DRAM Chip Enable
The SD_CS0/GPIO60 active-low output signal is used during synchronous mode
to route directly to the chip select of a SDRAM device.
Synchronous DRAM UDQM and LQDM
signals
The DRAM byte enables UDMQ and LDQM are driven by the SDUDQM/GPO53
and SDLDQM/GPO52 byte enable outputs.
Synchronous DRAM clock
The DRAM clock is driven by the BCLK/GPIO40 signal
Synchronous DRAM Clock Enable
The BCLKE active high output signal is used during synchronous mode to route
directly to the SCKE signal of external SDRAMs. This signal provides the clock
enable to the SDRAM.
相關(guān)PDF資料
PDF描述
MC9S12XHZ256VAG IC MCU 16BIT 256K FLASH 144-LQFP
MC908GZ48CFUE IC MCU 48K FLASH 8MHZ 64-QFP
MC9328MXLVP15R2 IC MCU I.MX 150MHZ 225-MAPBGA
MCF53014CMJ240J IC MCU 32BIT 128KB 256MAPBGA
MC908GZ32MFUE IC MCU 8BIT 32K FLASH 64-QFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SCF5250CPV120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:SCF5250 Integrated ColdFire Microprocessor
SCF5250DAG120 制造商:Freescale Semiconductor 功能描述:AMADEUS PLUS - Bulk
SCF5250LAG100 功能描述:IC MPU COLDFIRE 100MHZ 144-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:SCF52xx 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:260 系列:73S12xx 核心處理器:80515 芯體尺寸:8-位 速度:24MHz 連通性:I²C，智能卡，UART/USART，USB 外圍設(shè)備:LED，POR，WDT 輸入/輸出數(shù):9 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-VFQFN 裸露焊盤 包裝:管件
SCF5250LPV100 制造商:Rochester Electronics LLC 功能描述:- Bulk
SCF5250PV120 制造商:Rochester Electronics LLC 功能描述:AMADEUS PLUS - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*