參數(shù)資料
型號(hào): SC28C198A1A
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: Octal UART for 3.3V and 5V supply voltage
中文描述: 8 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC84
封裝: PLASTIC, MO-047AF, SOT-189-3, LCC-84
文件頁(yè)數(shù): 18/56頁(yè)
文件大?。?/td> 345K
代理商: SC28C198A1A
Philips Semiconductors
Product specification
SC28L198
Octal UART for 3.3V and 5V supply voltage
1999 Jan 14
18
REGISTER DEFINITIONS
The operation of the Octal UART is programmed by writing control
words into the appropriate registers. Operational feedback is
provided via status registers which can be read by the host CPU.
The Octal UART addressing is loosely divided, by the address bit
A(7), into two parts:
1) That part which is concerned with the configuration of the chip
interface and communication modes.
This part controls the elements of host interface setup, interrupt
arbitration, I/O Port Configuration that part of the UART channel
definitions that do not change in normal data handling. This section
is listed in the ”Register Map, Control”.
2) That part concerned with the transmission and reception of the bit
streams.
This part concerns the data status, FIFO fill levels, data error
conditions, channel status, data flow control (hand shaking). This
section is listed in the ”Register Map, Data”.
The Global Configuration Control Register (GCCR) sets the type of
bus cycle, interrupt vector modification and the power up or down
mode.
Table 2. GCCR – Global Configuration Control Register
Sync bus cycles
Reserved
Reserved
Must be set to 0
1 – Sync, non–pipe–
lined cycle
ááááááááááááááááááááááááááááááá
ááááááááááááááááááááááááááááááá
ááááááááááááááááááááááááááááááá
á
á
ááááááááááááááááááááááááááááááá
GCCR(7):
This bit is reserved for future versions of this device. If
not set to zero most internal addressing will be disabled!
á
á
transmission/reception activities cease, and all processing for input
change detection, BRG counter/timers and Address/Xon./Xoff
recognition is disabled.
00 – no interrupt vector
10 – IVR + channel code
11 – IVR + interrupt type + channel code
á
0 – Device enabled
áááá
ááá
áááááááááá
áááááá
áááááá
á
á
á
á
Set to 0
á
á
á
GCCR(6):
Bus cycle selection
Controls the operation of the host interface logic. If reset, the power
on/reset default, the host interface can accommodate arbitrarily long
bus I/O cycles. If the bit is set, the Octal UART expects four Sclk
cycle bus I/O operations similar to those produced by an i80386
processor in non–pipelined mode. The major differences in these
modes are observed in the DACKN pin function. In Sync mode, no
negation of CEN is required between cycles.
GCCR(2:1):
Interrupt vector configuration
The IVC field controls if and how the assertion of IACKN (the
interrupt acknowledge pin) will form the interrupt vector for the Octal
UART. If b’00, no vector will be presented during an IACKN cycle.
The bus will be driven high (xFF). If the field contains a b’01, the
contents of the IVR, Interrupt Vector Register, will be presented as
the interrupt vector without modification. If IVC = b’10, the channel
code will replace the 3 LSBs of the IVR; if IVC = b’11 then a modified
interrupt type and channel code replace the 5 LSBs of the IVR.
Note: The modified type field IVR(4:3) is:
10
Receiver w/o error
11
Receiver with error
01
Transmitter
00
All remaining sources
GCCR(0):
Power down control
Controls the power down function. During power down the internal
oscillator is disabled, interrupt arbitration and all data
Note: For maximum power savings it is recommended that all
switching inputs be stopped and all input voltage levels be within 0.5
volt of the Vcc and Vss power supply levels.
To switch from the asynchronous to the synchronous bus cycle
mode, a single write operation to the GCCR, terminated by a
negation of the CEN pin, is required. This cycle may be 4 cycles
long if the setup time of the CEN edge to Sclk can be guaranteed.
The host CPU must ensure that a minimum of two Sclk cycles
elapse before the initiation of the next (synchronous) bus cycle(s).
A hardware or software reset is recommended for the unlikely
requirement of returning to the asynchronous bus cycling mode.
MR – Mode Registers
The user must exercise caution when changing the mode of running
receivers, transmitters or BRG counter/timers. The selected mode
will be activated immediately upon selection, even if this occurs
during the reception or transmission of a character. It is also
possible to disrupt internal controllers by changing modes at critical
times, thus rendering later transmission or reception faulty or
impossible. An exception to this policy is switching from auto–echo
or remote loop back modes to normal mode. If the deselection
occurs just after the receiver has sampled the stop bit (in most
cases indicated by the assertion of the channel’s RxRDY bit) and
the transmitter is enabled, the transmitter will remain in auto–echo
mode until the end of the transmission of the stop bit.
相關(guān)PDF資料
PDF描述
SC28L202A1 Dual universal asynchronous receiver/transmitter DUART
SC28L202 Dual universal asynchronous receiver/transmitter DUART
SC28L202A1B Dual universal asynchronous receiver/transmitter DUART
SC28L202A1D Dual universal asynchronous receiver/transmitter DUART
SC431CS8DE2 Analog IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC28C94 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART
SC28C94A1A 功能描述:UART 接口集成電路 UART QUAD W/FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC28C94A1A,512 功能描述:UART 接口集成電路 UART QUAD W/FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC28C94A1A,518 功能描述:UART 接口集成電路 5V 4 CH UART IND TEMP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC28C94A1A 制造商:NXP Semiconductors 功能描述:IC CMOS QUART SMD 28C94 PLCC52