
Revision 3.0
379
www.national.com
G
Electrical Specifications
(Continued)
8.3.5
The SC2200 is compliant with PCI Bus Rev. 2.1 specifications. Relevant information from the PCI Bus specifications is pro-
vided below.
PCI Bus Interface
All parameters in Table 8-17 are not 100% tested. The parameters in this table are further described in Figure 8-13.
Figure 8-12. Testing Setup for Slew Rate and Minimum Timing
Table 8-17. PCI AC Specifications
Symbol
Parameter
Min
Max
Unit
Comments
I
OH
(AC)
1, 2
1.
Refer to the V/I curves in Figure 8-13. This specification does not apply to PCICLK0, PCICLK1, and PCIRST# which
are system outputs.
Maximum current requirements are met when drivers pull beyond the first step voltage. Equations which define these
maximum values (A and B) are provided with relevant diagrams in Figure 8-13. These maximum values are guaranteed
by design.
Rise slew rate does not apply to open-drain outputs. This parameter is interpreted as the cumulative edge rate across
the specified range, according to the test circuit in Figure 8-12.
2.
Switching Current
High
-12V
IO
mA
0 < V
OUT
≤
0.3V
IO
-17.1(V
IO
-V
OUT
)
mA
0.3V
IO
< V
OUT
< 0.9V
IO
Equation A
(Figure 8-13)
0.7V
IO
< V
OUT
< V
IO
Test Point
2
-32V
IO
mA
V
OUT
= 0.7V
IO
I
OL
(AC)
1
Switching Current
Low
16V
IO
mA
V
IO
> V
OUT
≥
0.6V
IO
26.7V
OUT
mA
0.6V
IO
> V
OUT
> 0.1V
IO1
Equation B
(Figure 8-13)
0.18V
IO
>V
OUT
>0
1,2
Test Point
2
38V
IO
mA
V
OUT
= 0.18V
IO
I
CL
Low Clamp Current
-25+(V
IN
+1)/0.015
mA
-3 < V
IN
< -1
I
CH
High Clamp Current
25+(V
IN
-V
IO
-1)/0.015
mA
V
IO
+4 > V
IN
> V
IO
+1
SLEW
R3
3.
Output Rise Slew
Rate
1
4
V/ns
0.2V
IO
- 0.6V
IO
Load
SLEW
F3
Output Fall Slew Rate
1
4
V/ns
0.6V
IO
- 0.2V
IO
Load
Buffer
V
CC
0.5" max.
Pin
1 K
1 K
10 pF
Output