參數(shù)資料
型號： SC16C852VIET,157
廠商： NXP Semiconductors
文件頁數(shù)： 19/55頁
文件大小： 0K
描述： IC UART DUAL W/FIFO 36TFBGA
產品培訓模塊： Stand-Alone UARTs
標準包裝： 2,450
特點： 可編程
通道數(shù)： 2，DUART
FIFO's： 128 字節(jié)
規(guī)程： RS485
電源電壓： 2.5V
帶自動流量控制功能： 是
帶IrDA 編碼器/解碼器： 是
帶故障啟動位檢測功能： 是
帶調制解調器控制功能： 是
帶CMOS： 是
安裝類型： 表面貼裝
封裝/外殼： 36-TFBGA
供應商設備封裝： 36-TFBGA（3.5x3.5）
包裝： 托盤
其它名稱： 568-4019
935282518157
SC16C852VIET
SC16C852VIET-ND
SC16C852V
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 5 — 21 January 2011
26 of 55
NXP Semiconductors
SC16C852V
Dual UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
[1]
For 128-byte FIFO mode, refer to Section 7.16, Section 7.17, Section 7.18.
[2]
For 128-byte FIFO mode, refer to Section 7.15, Section 7.17, Section 7.18.
[1]
When RXINTLVL or TXINTLVL or FLWCNTH or FLWCNTL contains any value other than 0x00, receive and
transmit trigger levels are set by RXINTLVL, TXINTLVL; see Section 6.4 “FIFO operation”.
[1]
When RXINTLVL or TXINTLVL or FLWCNTH or FLWCNTL contains any value other than 0x00, receive and
transmit trigger levels are set by RXINTLVL, TXINTLVL; see Section 6.4 “FIFO operation”.
3
(cont.)
Transmit operation in mode ‘1’: When the SC16C852V is in FIFO mode
(FCR[0] = logic 1; FCR[3] = logic 1), the TXRDY signal will be a logic 1 when
the transmit FIFO is completely full, see Section 6.10 “DMA operation”. It will
be a logic 0 when the trigger level has been reached.
Receive operation in mode ‘1’: When the SC16C852V is in FIFO mode
(FCR[0] = logic 1; FCR[3] = logic 1) and the trigger level has been reached,
or a Receive Time-Out has occurred, the RXRDY signal will go to a logic 0.
Once activated, it will go to a logic 1 after there are no more characters in the
FIFO.
2
FCR[2]
XMIT FIFO reset.
logic 0 = no FIFO transmit reset (normal default condition)
logic 1 = clears the contents of the transmit FIFO and resets the FIFO
counter logic. This bit will return to a logic 0 after clearing the FIFO.
1
FCR[1]
RCVR FIFO reset.
logic 0 = no FIFO receive reset (normal default condition)
logic 1 = clears the contents of the receive FIFO and resets the FIFO
counter logic. This bit will return to a logic 0 after clearing the FIFO.
0
FCR[0]
FIFO enable.
logic 0 = disable the transmit and receive FIFO (normal default condition)
logic 1 = enable the transmit and receive FIFO
Table 12.
RCVR trigger levels
FCR[7]
FCR[6]
RX FIFO trigger level in 32-byte FIFO mode[1]
0
8 bytes
0
1
16 bytes
1
0
24 bytes
1
28 bytes
Table 13.
TX FIFO trigger levels
FCR[5]
FCR[4]
TX FIFO trigger level in 32-byte FIFO mode[1]
0
16 bytes
0
1
8 bytes
1
0
24 bytes
1
30 bytes
Table 11.
FIFO Control Register bits description …continued
Bit
Symbol
Description
相關PDF資料
PDF描述
MS3102R32-8S CONN RCPT 30POS BOX MNT W/SCKT
MS3102E32-8S CONN RCPT 30POS BOX MNT W/SCKT
ATMEGA325V-8AUR MCU AVR 32K FLASH 8MHZ 64TQFP
MS27499E18A11S CONN RCPT 11POS BOX MNT W/SCKT
VI-23B-IY CONVERTER MOD DC/DC 95V 50W
相關代理商/技術參數(shù)
參數(shù)描述
SC16C852VIET-G 功能描述:UART 接口集成電路 1.8V 2CH UART 128B FIFO 5MBPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C852VIET-S 功能描述:UART 接口集成電路 1.8V 2CH UART 128B FIFO 5MBPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16DP-26 制造商:Thomas & Betts 功能描述:SAXXIT CABLE CLIP W/ DRIVE PIN -7 制造商:Belden Inc 功能描述:
SC16DP-3Q 制造商:Thomas & Betts 功能描述:SAXXIT CABLE CLIP W/ DRIVE PIN -8
SC16-FM-M16-NPB-ML-1 制造商:HellermannTyton 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*