- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄11825 > SC16C852VIET,115 (NXP Semiconductors)IC UART DUAL W/FIFO 36TFBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | SC16C852VIET,115 |
| 廠商： | NXP Semiconductors |
| 文件頁(yè)數(shù)： | 54/55頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC UART DUAL W/FIFO 36TFBGA |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 特點(diǎn)： | 可編程 |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 128 字節(jié) |
| 規(guī)程： | RS485 |
| 電源電壓： | 2.5V |
| 帶自動(dòng)流量控制功能： | 是 |
| 帶IrDA 編碼器/解碼器： | 是 |
| 帶故障啟動(dòng)位檢測(cè)功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 36-TFBGA |
| 供應(yīng)商設(shè)備封裝： | 36-TFBGA（3.5x3.5） |
| 包裝： | 帶卷 (TR) |
| 其它名稱(chēng)： | 935282518115 SC16C852VIET-G SC16C852VIET-G-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)當(dāng)前第54頁(yè)第55頁(yè)
SC16C852V
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 5 — 21 January 2011
8 of 55
NXP Semiconductors
SC16C852V
Dual UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
[1]
HVQFN48 package die supply ground is connected to both VSS pin and exposed center pad. VSS pin must be connected to supply
ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be
soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias
need to be incorporated in the PCB in the thermal pad region.
RXA
D1
5
I
Receive data A, B. These inputs are associated with individual serial channel
data to the SC16C852V receive input circuits, A through B. The RX signal will
be a logic 1 during reset, idle (no data), or when not receiving data. During the
local Loopback mode, the RX input pin is disabled and TX data is connected to
the UART RX input, internally.
RXB
C2
4
I
RXRDYA
-31
O
Receive Ready A, B (active LOW). This function provides the RX FIFO/RHR
status for individual receive channels (A to B). RXRDYn is primarily intended
for monitoring DMA mode 1 transfers for the receive data FIFOs. A logic 0
indicates there is a receive data to read/upload, that is, receive ready status
with one or more RX characters available in the FIFO/RHR. This pin is a logic 1
when the FIFO/RHR is empty or when the programmed trigger level has not
been reached. This signal can also be used for single mode transfers (DMA
mode 0).
RXRDYB
-18
O
TXA
D2
7
O
Transmit data A, B. These outputs are associated with individual serial
transmit channel data from the SC16C852V. The TX signal will be a logic 1
during reset, idle (no data), or when the transmitter is disabled. During the local
Loopback mode, the TX output pin is disabled and TX data is internally
connected to the UART RX input.
TXB
E1
8
O
TXRDYA
-43
O
Transmit Ready A, B (active LOW). These outputs provide the TX FIFO/THR
status for individual transmit channels (A to B). TXRDYn is primarily intended
for monitoring DMA mode 1 transfers for the transmit data FIFOs. An individual
channel’s TXRDYA, TXRDYB buffer ready status is indicated by logic 0, that is,
at lease one location is empty and available in the FIFO or THR. This pin goes
to a logic 1 (DMA mode 1) when there are no more empty locations in the FIFO
or THR. This signal can also be used for single mode transfers (DMA mode 0).
TXRDYB
-6
O
VDD
C4
42
I
Power supply input.
VSS
D4
17[1]
I
Signal and power ground.
XTAL1
D3
13
I
Crystal or external clock input. Functions as a crystal input or as an external
clock input. A crystal can be connected between this pin and XTAL2 to form an
internal oscillator circuit. Alternatively, an external clock can be connected to
this pin to provide custom data rates (see Section 6.9 “Programmable baud
rate generator”). See Figure 7.
XTAL2
F2
14
O
Output of the crystal oscillator or buffered clock. (See also XTAL1.) Crystal
oscillator output or buffered clock output. Should be left open if an external
clock is connected to XTAL1.
Table 2.
Pin description …continued
Symbol
Pin
Type Description
TFBGA36
HVQFN48
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27508E20F39P | CONN RCPT 39POS BOX MNT W/PINS |
| SCC2691AC1D24,518 | IC UART SOT137-1 |
| SCC2691AC1A28,623 | IC UART SINGLE 28-PLCC |
| MS27508E18A11S | CONN RCPT 11POS BOX MNT W/SCKT |
| SCC68681C1A44,512 | IC DUART 44PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C852VIET-G | 功能描述:UART 接口集成電路 1.8V 2CH UART 128B FIFO 5MBPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C852VIET-S | 功能描述:UART 接口集成電路 1.8V 2CH UART 128B FIFO 5MBPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16DP-26 | 制造商:Thomas & Betts 功能描述:SAXXIT CABLE CLIP W/ DRIVE PIN -7 制造商:Belden Inc 功能描述: |
| SC16DP-3Q | 制造商:Thomas & Betts 功能描述:SAXXIT CABLE CLIP W/ DRIVE PIN -8 |
| SC16-FM-M16-NPB-ML-1 | 制造商:HellermannTyton 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。