- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379352 > SC16C654BIA68 (NXP Semiconductors N.V.) 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit-s (max.), with 64-byte FIFOs and infrared (IrDA) encoder-decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | SC16C654BIA68 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類(lèi)： | 收發(fā)器 |
| 英文描述： | 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit-s (max.), with 64-byte FIFOs and infrared (IrDA) encoder-decoder |
| 封裝： | SC16C654BIA68<SOT188-2 (PLCC68)|<<http://www.nxp.com/packages/SOT188-2.html<1<Always Pb-free,;SC16C654BIA68<SOT188-2 (PLCC68)|<<http://www.nxp.com/packages/SOT188-2.html& |
| 文件頁(yè)數(shù)： | 24/58頁(yè) |
| 文件大?。?/td> | 302K |
| 代理商： | SC16C654BIA68 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)
9397 750 14965
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 — 20 June 2005
24 of 58
Philips Semiconductors
SC16C654B/654DB
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs
7.
Register descriptions
Table 8
details the assigned bit functions for the SC16C654B/654DB internal registers.
The assigned bit functions are more fully defined in
Section 7.1
through
Section 7.11
.
[1]
The value shown represents the register’s initialized HEX value; X = not applicable.
[2]
These registers are accessible only when LCR[7] = 0.
[3]
These bits are only accessible when EFR[4] is set.
[4]
This function is not supported in the HVQFN48 package; TXRDY and RXRDY are removed.
[5]
The Special Register set is accessible only when LCR[7] is set to a logic 1.
[6]
Enhanced Feature Register, Xon1/Xon2 and Xoff1/Xoff2 are accessible only when LCR is set to ‘BFh’.
Table 8:
A2 A1 A0 Register Default
[1]
Bit 7
General Register Set
[2]
0
0
0
RHR
0
0
0
THR
0
0
1
IER
SC16C654B/654DB internal registers
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
XX
XX
00
bit 7
bit 7
CTS
interrupt
[3]
bit 6
bit 6
RTS
interrupt
[3]
bit 5
bit 5
Xoff
interrupt
[3]
bit 4
bit 4
Sleep
mode
[3]
bit 3
bit 3
modem
status
interrupt
DMA
mode
select
[4]
INT
priority
bit 2
parity
enable
bit 2
bit 2
receive
line status
interrupt
XMIT
FIFO reset
bit 1
bit 1
transmit
holding
register
RCVR
FIFO
reset
INT
priority
bit 0
word
length
bit 1
RTS
bit 0
bit 0
receive
holding
register
FIFO
enable
0
1
0
FCR
00
RCVR
trigger
(MSB)
FIFOs
enabled
RCVR
trigger
(LSB)
FIFOs
enabled
TX
trigger
(MSB)
[3]
INT
priority
bit 4
set parity even
TXtrigger
(LSB)
[3]
0
1
0
ISR
01
INT
priority
bit 3
INT
priority
bit 1
stop bits
INT
status
0
1
1
LCR
00
divisor
latch
enable
Clock
select
[3]
FIFO
data
error
CD
bit 7
set
break
parity
word
length
bit 0
DTR
1
0
0
MCR
00
IR
enable
[3]
trans.
empty
Xon
Any
[3]
trans.
holding
empty
DSR
bit 5
loop back OP2, INTx
enable
framing
error
OP1
1
0
1
LSR
60
break
interrupt
parity
error
overrun
error
receive
data
ready
CTS
bit 0
1
1
Special Register Set
[5]
0
0
0
0
0
1
Enhanced Register Set
[6]
0
1
0
1
1
0
1
MSR
SPR
X0
FF
RI
bit 6
CTS
bit 4
CD
bit 3
RI
bit 2
DSR
bit 1
DLL
DLM
XX
XX
bit 7
bit 15
bit 6
bit 14
bit 5
bit 13
bit 4
bit 12
bit 3
bit 11
bit 2
bit 10
bit 1
bit 9
bit 0
bit 8
EFR
00
Auto
CTS
Auto
RTS
Special
char.
select
Enable
IER[4:7],
ISR[4:5],
FCR[4:5],
MCR[5:7]
bit 4
bit 12
bit 4
bit 12
Cont-3 Tx,
Rx Control
Cont-2Tx,
Rx Control
Cont-1
Tx, Rx
Control
Cont-0
Tx, Rx
Control
1
1
1
1
0
0
1
1
0
1
0
1
Xon-1
Xon-2
Xoff-1
Xoff-2
00
00
00
00
bit 7
bit 15
bit 7
bit 15
bit 6
bit 14
bit 6
bit 14
bit 5
bit 13
bit 5
bit 13
bit 3
bit 11
bit 3
bit 11
bit 2
bit 10
bit 2
bit 10
bit 1
bit 9
bit 1
bit 9
bit 0
bit 8
bit 0
bit 8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC16C654B | 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.), with 64-byte FIFOs and infrared (IrDA) encoder/decoder |
| SC16C654BIB64 | 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit-s (max.), with 64-byte FIFOs and infrared (IrDA) encoder-decoder |
| SC16C654BIBM | 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit-s (max.), with 64-byte FIFOs and infrared (IrDA) encoder-decoder |
| SC16C654BIBS | 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit-s (max.), with 64-byte FIFOs and infrared (IrDA) encoder-decoder |
| SC16C654DBIB64 | 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit-s (max.), with 64-byte FIFOs and infrared (IrDA) encoder-decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C654BIA68,512 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 4CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C654BIA68,518 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 4CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C654BIA68,529 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 4CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C654BIA68512 | 制造商:NXP Semiconductors 功能描述:IC QUAD UART FIFO 5MBPS 5.5V LCC-68 |
| SC16C654BIA68-S | 功能描述:UART 接口集成電路 16CB 2.5V-5V 4CH UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。