- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372122 > SC16C652B (NXP Semiconductors N.V.) 5V, 3.3 V and 2.5V dual UART, 5 Mbit/s (max.),with 32-byte FIFOs and infrared(IrDA) encoder/decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | SC16C652B |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 5V, 3.3 V and 2.5V dual UART, 5 Mbit/s (max.),with 32-byte FIFOs and infrared(IrDA) encoder/decoder |
| 中文描述： | 5V的，3.3V和2.5V雙，5兆的UART /秒（最大），32字節(jié)的FIFO和紅外線（IrDA）編碼器/解碼器 |
| 文件頁數(shù)： | 5/44頁 |
| 文件大小： | 205K |
| 代理商： | SC16C652B |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Philips Semiconductors
SC16C652B
Dual UART with 32-byte FIFOs and IrDA encoder/decoder
Product data
Rev. 03 — 10 December 2004
5 of 44
9397 750 14452
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
5.2 Pin description
Table 2:
Symbol
Pin description
Pin
Type Description
LQFP48 HVQFN32
28
19
27
18
26
17
10, 11
8, 9
A0
A1
A2
CSA,
CSB
I
I
I
I
Address 0 select bit.
Internal register address selection.
Address 1 select bit.
Internal register address selection.
Address 2 select bit.
Internal register address selection.
Chip Select A, B (Active-LOW).
This function is associated with individual
channels, A through B. These pins enable data transfers between the user CPU
and the SC16C652B for the channel(s) addressed. Individual UART sections (A,
B) are addressed by providing a logic 0 on the respective CSA, CSB pin.
Data bus (bi-directional).
These pins are the 8-bit, 3-State data bus for
transferring information to or from the controlling CPU. D0 is the least significant
bit and the first data bit in a transmit or receive serial data stream.
Signal and power ground.
Interrupt A, B (3-State).
This function is associated with individual channel
interrupts, INTA, INTB. INTA, INTB are enabled when MCR bit 3 is set to a logic 1,
interrupts are enabled in the interrupt enable register (IER), and is active when an
interrupt condition exists. Interrupt conditions include: receiver errors, available
receiver buffer data, transmit buffer empty, or when a modem status flag is
detected.
Read strobe (Active-LOW strobe).
A logic 0 transition on this pin will load the
contents of an internal register defined by address bits A0-A2 onto the
SC16C652B data bus (D0-D7) for access by external CPU.
Write strobe (Active-LOW strobe).
A logic 0 transition on this pin will transfer the
contents of the data bus (D0-D7) from the external CPU to an internal register that
is defined by address bits A0-A2.
Output 2 (user-defined).
This function is associated with individual channels, A
through B. The state at these pin(s) are defined by the user and through MCR
register bit 3. INTA, INTB are set to the active mode and OP2 to logic 0 when
MCR[3] is set to a logic 1. INTA, INTB are set to the 3-State mode and OP2 to a
logic 1 when MCR[3] is set to a logic 0. See bit 3, Modem Control Register
(MCR[3]). Since these bits control both the INTA, INTB operation and OP2
outputs, only one function should be used at one time, INT or OP2.
Reset (Active-HIGH).
A logic 1 on this pin will reset the internal registers and all
the outputs. The UART transmitter output and the receiver input will be disabled
during reset time. (See
Section 7.11 “SC16C652B external reset condition”
for
initialization details.)
Receive Ready A, B (Active-LOW).
This function provides the RX FIFO/RHR
status for individual receive channels (A-B). RXRDYn is primarily intended for
monitoring DMA mode 1 transfers for the receive data FIFOs. A logic 0 indicates
there is a receive data to read/upload, i.e., receive ready status with one or more
RX characters available in the FIFO/RHR. This pin is a logic 1 when the
FIFO/RHR is empty or when the programmed trigger level has not been reached.
This signal can also be used for single mode transfers (DMA mode 0).
D0-D7
44-48,
1-3
27-32, 1-2 I/O
GND
INTA,
INTB
17
30, 29
13
21, 20
I
O
IOR
19
14
I
IOW
15
12
I
OP2A,
OP2B
32, 9
22, 7
O
RESET
36
24
I
RXRDYA,
RXRDYB
31, 18
-
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC16C652 | Dual UART with 32 bytes of transmit and receive FIFOs |
| SC16C652IB48 | Dual UART with 32 bytes of transmit and receive FIFOs |
| SC16C654IB64 | Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C654 | Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C654BIEC | 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.), with 64-byte FIFOs and infrared (IrDA) encoder/decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C652BIB48 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH UART 32B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C652BIB48,128 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C652BIB48,151 | 功能描述:UART 接口集成電路 2CH. UART 32B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C652BIB48,157 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C652BIB48151 | 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。