- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374699 > SAK-C167CR-LM (SIEMENS A G) 16-Bit CMOS Single-Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號： | SAK-C167CR-LM |
| 廠商： | SIEMENS A G |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-Bit CMOS Single-Chip Microcontroller |
| 中文描述： | 16-BIT, 20 MHz, MICROCONTROLLER, PQFP144 |
| 文件頁數(shù)： | 47/67頁 |
| 文件大?。?/td> | 809K |
| 代理商： | SAK-C167CR-LM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
C167CR
Semiconductor Group
44
AC Characteristics
Definition of Internal Timing
The internal operation of the C167CR is controlled by the internal CPU clock
f
CPU
. Both edges of the
CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations.
The specification of the external timing (AC Characteristics) therefore depends on the time between
two consecutive edges of the CPU clock, called “TCL” (see figure below).
Figure 11
Generation Mechanisms for the CPU Clock
The CPU clock signal can be generated via different mechanisms. The duration of TCLs and their
variation (and also the derived external timing) depends on the used mechanism to generate
f
CPU
.
This influence must be regarded when calculating the timings for the C167CR.
Direct Drive
When pin P0.15 (P0H.7) is low (‘0’) during reset the on-chip phase locked loop is disabled and the
CPU clock is directly driven from the oscillator with the input clock signal.
The frequency of
f
CPU
directly follows the frequency of
f
XTAL
so the high and low time of
f
CPU
(i.e. the
duration of an individual TCL) is defined by the duty cycle of the input clock
f
XTAL
.
The timings listed below that refer to TCLs therefore must be calculated using the minimum TCL
that is possible under the respective circumstances. This minimum value can be calculated via the
following formula:
TCL
min
= 1/
f
XTAL
×
DC
min
(DC = duty cycle)
For two consecutive TCLs the deviation caused by the duty cycle of
f
XTAL
is compensated so the
duration of 2TCL is always 1/
f
XTAL
. The minimum value TCL
min
therefore has to be used only once
for timings that require an odd number of TCLs (1,3,...). Timings that require an even number of
TCLs (2,4,...) may use the formula 2TCL = 1/
f
XTAL
.
Note:
The address float timings in Multiplexed bus mode (t
11
and t
45
) use the maximum duration of
TCL (TCL
max
= 1/
f
XTAL
×
DC
max
) instead of TCL
min
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAK-C167CS-4R33M | 16-Bit Single-Chip Microcontroller |
| SAK-C167CS-L33M | 16-Bit Single-Chip Microcontroller |
| SAB-C167CS-L33M | 16-Bit Single-Chip Microcontroller |
| SAK-C167CS-4RM | 16-Bit Single-Chip Microcontroller |
| SAK-C167CS-LM | 16-Bit Single-Chip Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAK-C167CR-LM HA | 制造商:Infineon Technologies AG 功能描述:16BIT CMOS CPU AUTO TEM MQFP144 制造商:Infineon Technologies AG 功能描述:16BIT CMOS CPU AUTO TEM, MQFP144 制造商:Infineon Technologies AG 功能描述:IC, 16BIT MCU, C166, 25MHZ, 144-MQFP; Controller Family/Series:C166; Core Size:16bit; No. of I/O's:111; Supply Voltage Min:2.5V; Supply Voltage Max:5.5V; Digital IC Case Style:MQFP; No. of Pins:144; RAM Memory Size:4KB ;RoHS Compliant: Yes 制造商:Infineon Technologies 功能描述:MCU 16-bit C166 CISC/RISC ROMLess 5V 144-Pin MQFP |
| SAK-C167CR-LM HA+ | 功能描述:16位微控制器 - MCU 16-Bit Single-Chip 5V 25MHz ROM less RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| SAK-C167CR-LM-ES-HA | 制造商:Infineon Technologies AG 功能描述: |
| SAK-C167CR-LMGA-T | 制造商:Rochester Electronics LLC 功能描述: 制造商:Siemens 功能描述: |
| SAKC167CRLM-GAT6 | 制造商:Infineon Technologies AG 功能描述:MCU 16-Bit C166 CISC/RISC ROMLess 5V 144-Pin MQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。