- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372114 > SAA7157T (NXP SEMICONDUCTORS) Clock signal generator circuit for digital TV systems SCGC PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7157T |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | XO, clock |
| 英文描述： | Clock signal generator circuit for digital TV systems SCGC |
| 中文描述： | 29 MHz, VIDEO CLOCK GENERATOR, PDSO20 |
| 封裝： | PLASTIC, SO-20 |
| 文件頁(yè)數(shù)： | 3/12頁(yè) |
| 文件大?。?/td> | 80K |
| 代理商： | SAA7157T |
May 1992
3
Philips Semiconductors
Product specification
Clock signal generator circuit for digital TV
systems (SCGC)
SAA7157
Fig.1 Block diagram.
FUNCTIONAL DESCRIPTION
The SAA7157 generates all clock signals required for a
digital TV system suitable for the SAA715x family
consisting of an 8-bit analog-to-digital converter (ADC8),
digital video multistandard decoder (DMSD2) and video
enhancement and D/A processor circuit (VEDA). Optional
extras (feature box, video memory etc.) can be driven via
external buffers, advantageous for a digital TV system
based on display standard conversion concepts.
The 6.75 MHz input signal LFCO (triangular waveform)
coming from the DMSD or LFCO2 is multiplied to 27 MHz
by the PLL (including phase detector, loop filter, VCO and
frequency divider) and output on LL1.5A (pin 7) and
LL1.5B (pin 10). The 13.5 MHz frequencies are generated
by dividers using ratio of 1:2 and are output on LL3A (pin
14) and LL3B (pin 20).
The rectangular output signals have 50% duty factor.
Outputs with equal frequency may be connected together
externally. The clock outputs go HIGH during power-on
reset (and chip enable) to ensure that no output clock
signals are available before the PLL has locked-on.
Mode select MS
The LFCO input signal is directly connected to the VCO at
MS = HIGH. The circuit operates as an oscillator and
frequency divider. This function is not tested.
Source select LFCOSEL
Line frequency control signal (LFCO) is selected by
LFCOSEL input.
LFCOSEL = LOW:
signal from LFCO (pin 11) is selected.
LFCOSEL = HIGH:
signal from LFCO2 (pin 19) is selected.
This function is not tested.
Chip enable CE
The buffer outputs are enabled and RESN is set to HIGH
by
CE = HIGH (Fig.4).
CE = LOW sets the clock outputs HIGH and RESN output
LOW.
handbook, full pagewidth
MEH452
LOOP
FILTER
PHASE
DETECTOR
POWER-ON
RESET
PRE-FILTER
AND
PULSE
SHAPER
FREQUENCY
DIVIDER
1 : 2
FREQUENCY
DIVIDER
1 : 2
VCO
DELAY
MS = LOW
7
10
14
20
15
12
RESN
CREF
LL3B
LL3A
LL1.5B
(LL27B)
LL1.5A
(LL27A)
3
PORD
16
LFCOSEL
4
VSSA
6, 9, 13, 18
VSSD
MS
LFCO
LFCO2
CE
2
19
11
1
5
8
17
VDDA
VDDD1VDDD2
SAA7157
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7158 | Back END IC |
| SAA7158WP | Back END IC |
| SAA7165 | Digital Video Encoder EURO-DENC2 |
| SAA7183AWP | RECTIFIER SBR DUAL 30A 100V 200A-ifsm 850mV-vf 0.1mA-ir TO-220AB 50/TUBE |
| SAA7183A | Digital Video Encoder EURO-DENC2 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7158 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Back END IC |
| SAA7158WP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Back END IC |
| SAA7160E | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PCI Express based audio and video bridge |
| SAA7160E/V1,557 | 制造商:NXP Semiconductors 功能描述: |
| SAA7160E/V2,557 | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。