- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372113 > SAA7130 (NXP Semiconductors N.V.) PCI video broadcast decoder PDF資料下載
參數(shù)資料
| 型號： | SAA7130 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | PCI video broadcast decoder |
| 中文描述： | PCI視頻廣播解碼器 |
| 文件頁數(shù)： | 34/48頁 |
| 文件大小： | 196K |
| 代理商： | SAA7130 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
2002 Apr 23
34
Philips Semiconductors
Product specification
PCI video broadcast decoder
SAA7130HL
8
BOUNDARY SCAN TEST
The SAA7130HL has built-in logic and five dedicated pins
to support boundary scan testing which allows board
testing without special hardware (nails). The SAA7130HL
follows the “IEEE Std. 1149.1 - Standard Test Access Port
and Boundary - Scan Architecture”set by the Joint Test
Action Group (JTAG) chaired by Philips.
The 5 special pins are: Test Mode Select (TMS), Test
Clock (TCK), Test Reset (TRST), Test Data Input (TDI)
and Test Data Output (TDO).
The Boundary Scan Test (BST) functions BYPASS,
EXTEST, SAMPLE, CLAMP and IDCODE are all
supported (see Table 15). Details about the JTAG
BST-test can be found in the specification “IEEE Std.
1149.1” A file containing the detailed Boundary Scan
Description Language (BSDL) description of the
SAA7130HL is available on request.
8.1
Initialization of boundary scan circuit
The Test Access Port (TAP) controller of an IC should be
in the reset state (TEST_LOGIC_RESET) when the IC is
in the functional mode. This reset state also forces the
instruction register into a functional instruction such as
IDCODE or BYPASS.
To solve the power-up reset, the standard specifies that
the TAP controller will be forced asynchronously to the
TEST_LOGIC_RESET state by setting pin TRST to LOW
level.
8.2
Device identification codes
When the IDCODE instruction is loaded into the BST
instruction register, the identification register will be
connected internally between pins TDI and TDO of the IC.
The identification register will load a component specific
code during the CAPTURE_DATA_REGISTER state of
the TAP controller and this code can subsequently be
shifted out. At board level, this code can be used to verify
component manufacturer, type and version number. The
device identification register contains 32 bits, numbered
31 to 0, where bit 31 is the most significant bit (nearest to
TDI) and bit 0 is the least significant bit (nearest to TDO)
(see Fig.16).
A device identification register is specified in “IEEE Std.
1149.1b-1994” It is a 32-bit register which contains fields
for the specification of the IC manufacturer, the IC part
number and the IC version number. Its biggest advantage
is the possibility to check for the correct ICs mounted after
production and determination of the version number of ICs
during field service.
Table 15
BST instructions supported by the SAA7130HL
INSTRUCTION
DESCRIPTION
BYPASS
This mandatory instruction provides a minimum length serial path (1 bit) between pins TDI and TDO
when no test operation of the component is required.
This mandatory instruction allows testing of off-chip circuitry and board level interconnections.
This mandatory instruction can be used to take a sample of the inputs during normal operation of
the component. It can also be used to preload data values into the latched outputs of the boundary
scan register.
This optional instruction is useful for testing when not all ICs have BST. This instruction addresses
the bypass register while the boundary scan register is in external test mode.
This optional instruction will provide information on the components manufacturer, part number and
version number.
EXTEST
SAMPLE
CLAMP
IDCODE
handbook, full pagewidth
MHC175
00000010101
0111000100110000
0001
4-bit
version
code
16-bit part number
11-bit manufacturer
identification
TDI
TDO
31
MSB
LSB
28 27
12 11
1
0
1
mandatory
Fig.16 32 bits of identification code.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7134 | PCI audio and video broadcast decoder |
| SAA7135 | Single-chip, analog TV video/stereo DECODER |
| SAA7139 | The Digital Video Decoder/Encoder Modules(數(shù)字視頻譯碼器/編碼器模塊) |
| SAA7138 | The Digital Video Decoder/Encoder Modules(數(shù)字視頻譯碼器/編碼器模塊) |
| SAA7140A | High Performance Scaler HPS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7130HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PCI video broadcast decoder |
| SAA7130HL/V1,518 | 功能描述:視頻 IC PCI 9-BIT VID DECODR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7130HL/V1,557 | 功能描述:視頻 IC PCI 9-BIT VID DECODR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7130HLBE | 功能描述:視頻 IC PCI 9-BIT VID DECODR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7130HLBE-T | 功能描述:視頻 IC PCI 9-BIT VID DECODR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。