- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372113 > SAA7130 (NXP Semiconductors N.V.) PCI video broadcast decoder PDF資料下載
參數(shù)資料
| 型號： | SAA7130 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | PCI video broadcast decoder |
| 中文描述： | PCI視頻廣播解碼器 |
| 文件頁數(shù)： | 23/48頁 |
| 文件大?。?/td> | 196K |
| 代理商： | SAA7130 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
2002 Apr 23
23
Philips Semiconductors
Product specification
PCI video broadcast decoder
SAA7130HL
Table 11
Power management table
POWER STATE
DESCRIPTION
D0
Normal operation: all functions accessible and programmable. The default setting after reset and
before driver interaction (D0 un-initialized) switches most of the circuitry of the SAA7130HL into
the power-down mode, effectively such as D3-hot.
First step of reduced power consumption: no functional operation; program registers are not
accessible, but content is maintained. Most of the circuitry of the SAA7130HL is disabled with
exception of the crystal and real-time clock oscillators, so that a quick recovery from D1 to D0 is
possible.
Second step of reduced power consumption: no functional operation; program registers are not
accessible, but content is maintained. All functional circuitry of the SAA7130HL is disabled,
including the crystal and clock oscillators.
Lowest power consumption: no functional operation. The content of the programming registers
gets lost and is set to default values when returning to D0.
D1
D2
D3-hot
7.4.3
DMA
AND CONFIGURABLE
FIFO
The SAA7130HL supports seven DMA channels to
master-write captured active video, raw VBI and DTV/DVB
Transport Streams (TS) into the PCI memory. Each DMA
channel contains inherently the definition of two buffers,
e.g. for odd and even fields in case of interlaced video.
The DMA channels share in time and space one common
FIFO pool of 256 Dwords (1024 bytes) total. It is freely
configurable how much FIFO capacity can be associated
with which DMA channel. Furthermore, a preferred
minimumburstlengthcanbeprogrammed,i.e.theamount
of data to be collected before the request for the PCI-bus
is issued. This means that latency behaviour per DMA
channel can be tailored and optimized for a given
application.
In the event that a FIFO of a certain channel overflows due
to latency conflict on the bus, graceful overflow recovery is
applied. The mount of data that gets lost because it could
notbetransmitted,ismonitored(counted)andthePCI-bus
address pointer is incremented accordingly. Thus new
data will be written to the correct memory place, after the
latency conflict is resolved.
7.4.4
V
IRTUAL AND PHYSICAL ADDRESSING
Most operating systems allocate memory to requesting
applications for DMA as continuous ranges in virtual
address space. The data flow over the PCI-bus points to
physical addresses, usually not continuous and split in
pages of 4 kbytes (Intel architecture, most UNIX systems,
Power PC).
The association between the virtual (logic) address space
and the fragmented physical address space is defined in
page tables (system files); see Fig.10.
TheSAA7130HLincorporateshardwaresupport(MMU)to
translate virtual to physical addresses on the fly, by
investigating the related page table information. This
hardware support reduces the demand for real-time
software interaction and interrupt requests, and therefore
saves system resources.
7.4.5
S
TATUS AND INTERRUPTS ON
PCI-
BUS
The SAA7130HL provides a set of status information
aboutinternalsignalprocessing,videostandarddetection,
peripheral inputs and outputs (pins GPIO) and behaviour
on the PCI-bus. This status information can be
conditionally enabled to raise an interrupt on the PCI-bus,
e.g. completion of a certain DMA channel or buffer, or
change in a detected TV standard, or the state of
peripheral devices.
The cause of an issued interrupt is reported in a dedicated
register, even if the original condition has changed before
the system was able to investigate the interrupt.
相關PDF資料 |
PDF描述 |
|---|---|
| SAA7134 | PCI audio and video broadcast decoder |
| SAA7135 | Single-chip, analog TV video/stereo DECODER |
| SAA7139 | The Digital Video Decoder/Encoder Modules(數(shù)字視頻譯碼器/編碼器模塊) |
| SAA7138 | The Digital Video Decoder/Encoder Modules(數(shù)字視頻譯碼器/編碼器模塊) |
| SAA7140A | High Performance Scaler HPS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7130HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PCI video broadcast decoder |
| SAA7130HL/V1,518 | 功能描述:視頻 IC PCI 9-BIT VID DECODR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7130HL/V1,557 | 功能描述:視頻 IC PCI 9-BIT VID DECODR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7130HLBE | 功能描述:視頻 IC PCI 9-BIT VID DECODR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7130HLBE-T | 功能描述:視頻 IC PCI 9-BIT VID DECODR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。