參數(shù)資料
型號(hào)： SAA2023GP
廠商： NXP SEMICONDUCTORS
元件分類： 消費(fèi)家電
英文描述： Drive processor for DCC systems
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP80
封裝： 14 X 20 MM, 2.70 MM HEIGHT, PLASTIC, SOT-318-2, QFP-80
文件頁(yè)數(shù)： 38/56頁(yè)
文件大小： 274K
代理商： SAA2023GP
May 1994
38
Philips Semiconductors
Preliminary specification
Drive processor for DCC systems
SAA2023
RD1 and RD0 return delay
This is the delay before returning to normal mode after
being in ‘extended range mode’ (i.e. the number of
consecutive channel clock bit periods where the bit clock
frequency falls within the normal range before the clock
extraction returns to normal frequency mode).
Table 42
RD1 and RD0 return delay.
SYSINFO and AUX data offsets in the SAA2023
AUX data consists of 4 blocks of 36 bytes, one block being
transferred in each (n) time segment.
RD
DELAY IN BITS TO RETURN TO
NORMAL MODE
1
0
0
0
1
1
0
1
0
1
64
128
256
512
The 128 bytes in each tape frame contain SYSINFO. The
SYSINFO bytes can for convenience, be considered as
being grouped into 4 SYSINFO blocks with:
SYSBLK0
→
SI0 to SI31, SYSBLK1
→
SI31 to SI63, etc.
In modes DPAP and DRAR SYSINFO transfers may occur
in two ways:
1.
4 blocks of 36 bytes, one block being transferred to the
SAA2023 in each time segment.
2.
1 block of 128 bytes being transferred in time
segment 1.
In mode DRAR SYSINFO must be transferred as 4 blocks
of 32 bytes, one block in each segment.
Figures 31 to 34 show the offsets between the SYSINFO
and AUX and the time segment counter, for the various
modes of operation of the SAA2023.
Table 43
Block offsets with respect to time segment.
MODE
DESCRIPTION
DPAP
SYSBLK = (SNUM + 3) MOD4; or read all 4 SYSINFO blocks when SNUM = logic 0; if AUX and
main were recorded simultaneously then AUXBLK = (SNUM + 1) MOD4; else read and interpret
1 AUX block in each time segment.
SYSBLK = SNUM; AUXBLK = (SNUM + 1) MOD4
SYSBLK = (SNUM + 3) MOD4; or read all 4 SYSINFO blocks when SNUM = logic 0
DRAR
DPAR
相關(guān)PDF資料
PDF描述
SAA2023 Drive processor for DCC systems
SAA2023H RES 4.53K OHM 1/16W 0.5% 0402SMD
SAA2500 MPEG Audio Source Decoder
SAA2500H MPEG Audio Source Decoder
SAA2501 Digital Audio Broadcast DAB decoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA2023H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems
SAA2032 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital equalization for the tape drive processing of the DCC system
SAA2032GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital equalization for the tape drive processing of the DCC system
SAA-21 制造商:GENERAL DEVICES 功能描述:CHASSIS SUPPORT ANGLES, Sold in a Set of 2
SAA2140 制造商:Molex 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*