- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372107 > SA7026 (NXP Semiconductors N.V.) 1.3GHz low voltage fractional-N dual frequency synthesizer PDF資料下載
參數(shù)資料
| 型號： | SA7026 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 1.3GHz low voltage fractional-N dual frequency synthesizer |
| 中文描述： | 1.3GHz的低電壓小數(shù)N頻率合成器雙 |
| 文件頁數(shù)： | 11/18頁 |
| 文件大小： | 299K |
| 代理商： | SA7026 |
Philips Semiconductors
Product specification
SA7026
1.3GHz low voltage fractional-N dual synthesizer
1999 Nov 04
11
Serial programming bus
The serial input is a 3-wire input (CLOCK, STROBE, DATA) to
program all counter divide ratios, fractional compensation DAC,
selection and enable bits. The programming data is structured into
24 bit words; each word includes 2 or 3 address bits. Figure 8
shows the timing diagram of the serial input. When the STROBE
goes active HIGH, the clock is disabled and the data in the shift
register remains unchanged. Depending on the address bits, the
data is latched into different working registers or temporary
registers. In order to fully program the synthesizer, 3 words must be
sent: C, B, and A. Table 1 shows the format and the contents of
each word. The D word is normally used for testing purposes. When
sending the B-word, data bits FC7–0 for the fractional compensation
DAC are not loaded immediately. Instead they are stored in
temporary registers. Only when the A-word is loaded, these
temporary registers are loaded together with the main divider ratio.
Serial bus timing characteristics. See Figure 8.
V
DD
= V
DDCP
=+3.0V; T
amb
= +25
°
C unless otherwise specified.
SYMBOL
PARAMETER
MIN.
TYP.
MAX.
UNIT
Serial programming clock; CLK
t
r
Input rise time
–
10
40
ns
t
f
Input fall time
–
10
40
ns
T
cy
Clock period
100
–
–
ns
Enable programming; STROBE
t
START
Delay to rising clock edge
40
–
–
ns
t
W
Minimum inactive pulse width
1/f
COMP
–
–
ns
t
SU;E
Enable set-up time to next clock edge
20
–
–
ns
Register serial input data; DATA
t
SU;DAT
Input data to clock set-up time
20
–
–
ns
t
HD;DAT
Input data to clock hold time
20
–
–
ns
Application information
SR01417
CLK
DATA
STROBE
ADDRESS
LSB
t
SU;DAT
t
HD;DAT
t
r
t
w
t
f
t
SU;E
t
START
T
cy
MSB
Figure 8.
Serial Bus Timing Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| SA7026DH | 1.3GHz low voltage fractional-N dual frequency synthesizer |
| SA702 | Divide by: 64/65/72 triple modulus low power ECL prescaler |
| SA702D | Divide by: 64/65/72 triple modulus low power ECL prescaler |
| SA702N | Divide by: 64/65/72 triple modulus low power ECL prescaler |
| SA702 | SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SA7026DH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3GHz low voltage fractional-N dual frequency synthesizer |
| SA702D | 制造商:NXP Semiconductors 功能描述: 制造商: 功能描述: 制造商:undefined 功能描述: |
| SA702N | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Divide by: 64/65/72 triple modulus low power ECL prescaler |
| SA703 | 制造商:Datak Corporation 功能描述:Precision ScrewDriver Set |
| SA-7030A | 功能描述:BCD 10-POSITION SMD J-HOOK RoHS:是 類別:開關 >> DIP 系列:SA-7000 特色產(chǎn)品:RDM Series Rotary DIP Switch 標準包裝:70 系列:RDM 電路:十六進制 位置數(shù):16 觸點額定電壓:0.1A @ 42VDC 觸動器類型:用于工具旋轉 觸動器電平:凹槽式 安裝類型:通孔 方向:頂部觸動 可清洗:是 其它名稱:EG4977-5RDMAR16PIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。